• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      steve
      steve 25 Points
    • 2
      excellon1
      excellon1 20 Points
    • 3
      HirokiJEM
      HirokiJEM 16 Points
    • 4
      kevcon
      kevcon 15 Points
    • 4
      Robert Finley
      Robert Finley 15 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,898 Points
    • 2
      oldmouldy
      oldmouldy 11,050 Points
    • 3
      eDave
      eDave 7,661 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,226 Points
    • 5
      redwire
      redwire 5,193 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Extracting a list of nets topology

    Category: PCB Design

    By CADcaveman

    •

    updated over 16 years ago by oldmouldy

    1 replies • 13887 views
  • Discussion

    artwork error

    Category: PCB Design

    By purikku22

    •

    updated over 16 years ago by Cadpro2K

    1 replies • 12909 views
  • Discussion

    Learning Allegro 16.0

    Category: PCB Design

    By Dennis H

    •

    updated over 16 years ago by Rik Lee

    8 replies • 15857 views
  • Discussion

    Drill Chart Figures Missing

    Category: PCB Design

    By melview1

    •

    updated over 16 years ago by melview1

    3 replies • 15774 views
  • Discussion

    how to display node/net name in CIS?

    Category: PCB Design

    By anhdung88

    •

    updated over 16 years ago by oldmouldy

    1 replies • 4718 views
  • Discussion

    allegro netlist error

    Category: PCB Design

    By tach315

    •

    updated over 16 years ago by oldmouldy

    1 replies • 12985 views
  • Discussion

    Old Application Note

    Category: PCB Design

    By hjsteger

    •

    updated over 16 years ago by hjsteger

    1 replies • 12841 views
  • Discussion

    Drill Chart Rectangle Line Width

    Category: PCB Design

    By melview1

    •

    updated over 16 years ago by edhickey

    4 replies • 16462 views
  • Discussion

    Moving DFA constrained parts

    Category: PCB Design

    By Pkeefie

    •

    updated over 16 years ago by edhickey

    4 replies • 14445 views
  • Discussion

    Cascading a DML connector model

    Category: PCB Design

    By hjsteger

    •

    updated over 16 years ago by Khurana

    1 replies • 13273 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information