• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      steve
      steve 25 Points
    • 2
      Ejlersen
      Ejlersen 20 Points
    • 2
      excellon1
      excellon1 20 Points
    • 4
      HirokiJEM
      HirokiJEM 16 Points
    • 5
      Robert Finley
      Robert Finley 15 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,903 Points
    • 2
      oldmouldy
      oldmouldy 11,035 Points
    • 3
      eDave
      eDave 7,651 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,226 Points
    • 5
      redwire
      redwire 5,193 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Error Generating Netlist ( Allegro Version 15.2 )

    Category: PCB Design

    By archive

    •

    updated over 17 years ago by archive

    5 replies • 15353 views
  • Discussion

    illegally syacked vias

    Category: PCB Design

    By archive

    •

    started over 17 years ago

    0 replies • 12557 views
  • Discussion

    Tune differential pair delay by Skill

    Category: Allegro X PCB Editor

    By archive

    •

    updated over 17 years ago by archive

    2 replies • 14005 views
  • Discussion

    Cadence SiP 16.01: How to use virtual pin?

    Category: PCB Design

    By archive

    •

    started over 17 years ago

    0 replies • 12837 views
  • Discussion

    Routing with Cadence SiP 16.01: how to use Virtual pin

    Category: Allegro X APD

    By archive

    •

    started over 17 years ago

    0 replies • 12923 views
  • Discussion

    silk to resist check

    Category: PCB Design

    By archive

    •

    started over 17 years ago

    0 replies • 12669 views
  • Discussion

    silk to resist check

    Category: PCB Design

    By archive

    •

    started over 17 years ago

    0 replies • 12662 views
  • Discussion

    find a pad stack

    Category: PCB Design

    By archive

    •

    started over 17 years ago

    0 replies • 12560 views
  • Discussion

    Allegro - Server installation recommendations

    Category: PCB Design

    By archive

    •

    started over 17 years ago

    0 replies • 616 views
  • Discussion

    Import text files to Allegro board file.

    Category: PCB Design

    By archive

    •

    updated over 17 years ago by archive

    5 replies • 16512 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information