• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      CF202606104231
      CF202606104231 51 Points
    • 2
      Zhifeng Jin
      Zhifeng Jin 40 Points
    • 2
      Electro Node
      Electro Node 40 Points
    • 4
      EDAHut
      EDAHut 31 Points
    • 5
      excellon1
      excellon1 25 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,548 Points
    • 2
      oldmouldy
      oldmouldy 10,700 Points
    • 3
      eDave
      eDave 7,286 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,268 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    How to create exception shape area from dynamic shape?

    Category: Allegro X PCB Editor

    By ichliebedich

    •

    updated over 5 years ago by ichliebedich

    2 replies • 16911 views
  • Discussion

    Assembly drawing PCB callout question

    Category: PCB Design

    By Lock2002

    •

    updated over 5 years ago by redwire

    1 replies • 13122 views
  • Not Answered

    Netlist Property Transfer During Design Sync

    Category: Allegro X Capture CIS

    By melview1

    •

    updated over 5 years ago by melview1

    4 replies • 12585 views
  • Not Answered

    Netgroup porrt color

    Category: Allegro X Capture CIS

    By Lubis

    •

    updated over 5 years ago by redwire

    6 replies • 15272 views
  • Discussion

    Update Place Replicate module without mirror

    Category: PCB Design

    By Kentxu

    •

    started over 5 years ago

    0 replies • 12725 views
  • Discussion

    Oblong XY report

    Category: Allegro X PCB Editor

    By karthikeyan123

    •

    updated over 5 years ago by karthikeyan123

    5 replies • 15277 views
  • Discussion

    Allegro 17.4 "Show element" origin-xy broken

    Category: PCB Design

    By Lock2002

    •

    started over 5 years ago

    0 replies • 1909 views
  • Discussion

    Allegro 17.4 PDF export

    Category: PCB Design

    By Lock2002

    •

    started over 5 years ago

    0 replies • 12916 views
  • Discussion

    treeview - how to traverse a tree

    Category: Allegro X PCB Editor

    By Ejlersen

    •

    started over 5 years ago

    0 replies • 4044 views
  • Discussion

    How to change net name in PCB without rerouting

    Category: Allegro X PCB Editor

    By AName

    •

    updated over 5 years ago by AvengerThanos

    4 replies • 20697 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information