• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      avant
      avant 55 Points
    • 1
      KS202606109251
      KS202606109251 55 Points
    • 3
      BC202603263145
      BC202603263145 26 Points
    • 4
      JV202605125312
      JV202605125312 20 Points
    • 4
      JR202606119023
      JR202606119023 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,598 Points
    • 2
      oldmouldy
      oldmouldy 10,805 Points
    • 3
      eDave
      eDave 7,391 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,458 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Need advice for product packaging

    Category: Allegro X APD

    By JoeClark121

    •

    updated over 6 years ago by SiPguy

    1 replies • 15444 views
  • Discussion

    Netlist generation _Ocard -Allegro with diferent reference designator)

    Category: PCB Design

    By edd506

    •

    updated over 6 years ago by edd506

    2 replies • 1403 views
  • Discussion

    Planar Spiral Inductor Design Process

    Category: PCB Design

    By Decaf

    •

    updated over 6 years ago by excellon1

    17 replies • 33507 views
  • Discussion

    Replace Blind Via with Blind/Buried Stacked Via?

    Category: PCB Design

    By Tmills

    •

    updated over 6 years ago by Tmills

    6 replies • 7043 views
  • Discussion

    Creating Netlist Error

    Category: PCB Design

    By Jeff Sanmina

    •

    started over 6 years ago

    0 replies • 14503 views
  • Discussion

    DRC Error - SMD Pin to SMD Pin

    Category: PCB Design

    By TC2019

    •

    updated over 6 years ago by TC2019

    2 replies • 7197 views
  • Discussion

    Disable v17.2 Start Page

    Category: PCB Design

    By melview1

    •

    updated over 6 years ago by MrSpock

    9 replies • 26242 views
  • Discussion

    After updating the OrCAD CIP Server to v17.2.13.4 the server no longer starts.

    Category: PCB Design

    By KeithWSS

    •

    started over 6 years ago

    0 replies • 15313 views
  • Discussion

    Frustration in getting bugs fixed

    Category: PCB Design

    By Lennie

    •

    started over 6 years ago

    0 replies • 13708 views
  • Discussion

    Regarding importing and eding of Eagle PCB boards to Allegro PCB Designer 17.2 linux version?

    Category: PCB Design

    By VijayKK

    •

    updated over 6 years ago by steve

    15 replies • 22649 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information