• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      CF202606104231
      CF202606104231 45 Points
    • 2
      Electro Node
      Electro Node 40 Points
    • 3
      avant
      avant 30 Points
    • 4
      excellon1
      excellon1 21 Points
    • 5
      Siri
      Siri 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,533 Points
    • 2
      oldmouldy
      oldmouldy 10,680 Points
    • 3
      eDave
      eDave 7,286 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,238 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Making a text string option in a list span 2 lines within Cadence

    Category: Allegro X PCB Editor

    By LewisHook

    •

    updated over 6 years ago by eDave

    3 replies • 16418 views
  • Discussion

    Opening .edn or .eds in OrCAD

    Category: PCB Design

    By victorianox

    •

    started over 6 years ago

    0 replies • 14409 views
  • Discussion

    Meaning of Pin in Package Geometry

    Category: PCB Design

    By teevskis

    •

    updated over 6 years ago by teevskis

    2 replies • 14743 views
  • Discussion

    How to check total thermal reliel on thru pin holes

    Category: PCB Design

    By jc teyssier

    •

    updated over 6 years ago by jc teyssier

    2 replies • 14729 views
  • Discussion

    materials.dat and masklayersitefile.xml

    Category: PCB Design

    By robertschultz

    •

    updated over 6 years ago by steve

    1 replies • 15041 views
  • Discussion

    Hand tool in Allegro Design Entry CIS

    Category: PCB Design

    By Fredda

    •

    updated over 6 years ago by Fredda

    4 replies • 16380 views
  • Discussion

    Creating a BOM with LibreOffice Calc versus MS Office Excel

    Category: PCB Design

    By cstocci

    •

    updated over 6 years ago by RFinley

    3 replies • 15951 views
  • Discussion

    Dynamic Copper Clearance on an individual basis - How to ?

    Category: PCB Design

    By excellon1

    •

    updated over 6 years ago by excellon1

    2 replies • 4068 views
  • Discussion

    Restore deleted CIP record

    Category: PCB Design

    By jbethune

    •

    updated over 6 years ago by jbethune

    2 replies • 14625 views
  • Discussion

    Create external DRC for different plating spacing

    Category: Allegro X PCB Editor

    By ENEGUE

    •

    updated over 6 years ago by ENEGUE

    4 replies • 15303 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information