• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      avant
      avant 55 Points
    • 2
      JV202605125312
      JV202605125312 30 Points
    • 3
      MZ20250602835
      MZ20250602835 22 Points
    • 4
      BC202603263145
      BC202603263145 15 Points
    • 4
      JCTEYSSIER0
      JCTEYSSIER0 15 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,598 Points
    • 2
      oldmouldy
      oldmouldy 10,805 Points
    • 3
      eDave
      eDave 7,391 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,458 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    A GenCAM from Allegro

    Category: PCB Design

    By archive

    •

    updated over 6 years ago by Ejlersen

    33 replies • 32164 views
  • Discussion

    Part Number : Null

    Category: PCB Design

    By jatins

    •

    started over 6 years ago

    0 replies • 13687 views
  • Discussion

    BB Via Net name report

    Category: Allegro X PCB Editor

    By vimaldevlpr

    •

    updated over 6 years ago by vimaldevlpr

    2 replies • 14943 views
  • Discussion

    Generating IBIS models in cadence virtuoso

    Category: Allegro X APD

    By HariV

    •

    started over 6 years ago

    0 replies • 15207 views
  • Discussion

    How to create a report for PACKAGE_HEIGHT_MAX

    Category: PCB Design

    By Lock2002

    •

    updated over 6 years ago by Lock2002

    6 replies • 16773 views
  • Discussion

    Height restrictions in PCB areas

    Category: PCB Design

    By Frozen001

    •

    updated over 6 years ago by oldmouldy

    6 replies • 20982 views
  • Discussion

    How to identify the obsoleted parts in Part Manager

    Category: PCB Design

    By Dhayanithi

    •

    started over 6 years ago

    0 replies • 13884 views
  • Discussion

    Silkscreen view in ALL is different with SILK_TOP View after editing

    Category: PCB Design

    By Rannie

    •

    updated over 6 years ago by excellon1

    1 replies • 14162 views
  • Discussion

    Matching XNET1 + XNET2 LENGTH TO XNET1 + XNET3 LENGTH TO OTHER NETS.

    Category: PCB Design

    By Lennie

    •

    updated over 6 years ago by steve

    1 replies • 14537 views
  • Discussion

    Allowing Swapping Pins on the FPGA in Capture 17.2 Hotfix 57

    Category: PCB Design

    By AJ90

    •

    updated over 6 years ago by redwire

    8 replies • 18835 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information