• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      avant
      avant 55 Points
    • 1
      KS202606109251
      KS202606109251 55 Points
    • 3
      BC202603263145
      BC202603263145 26 Points
    • 4
      JV202605125312
      JV202605125312 20 Points
    • 4
      JR202606119023
      JR202606119023 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,598 Points
    • 2
      oldmouldy
      oldmouldy 10,805 Points
    • 3
      eDave
      eDave 7,391 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,458 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Welcome to the Allegro PCB Editor Forum

    Category: PCB Design

    By archive

    •

    updated over 11 years ago by archive

    4 replies • 20023 views
  • Discussion

    TCL scripting to get fewer property fields in generated PDF

    Category: PCB Design

    By Pawanshiv

    •

    updated over 11 years ago by hmkr

    1 replies • 14038 views
  • Discussion

    Annotate heterogenous parts in complex hierarchical designs

    Category: PCB Design

    By JensRasmussen

    •

    updated over 11 years ago by JensRasmussen

    1 replies • 15872 views
  • Discussion

    OrCAD Capture TCL

    Category: PCB Design

    By Khurana

    •

    updated over 11 years ago by greenbird

    3 replies • 16832 views
  • Discussion

    OptimizePI Frequency/Time Range sweep

    Category: PCB Design

    By Robertwd

    •

    started over 11 years ago

    0 replies • 443 views
  • Discussion

    Can anyone share DDR2, DDR3 Jedec UDIMM design files?

    Category: PCB Design

    By Anonymous

    •

    started over 11 years ago

    0 replies • 14173 views
  • Discussion

    is it possible to add custom property for shape ??

    Category: PCB Design

    By kabalee

    •

    updated over 11 years ago by steve

    3 replies • 15066 views
  • Discussion

    Signal Integrity Simulation

    Category: Allegro X APD

    By kerberos

    •

    updated over 11 years ago by suzzi

    2 replies • 16396 views
  • Discussion

    What's this V line? (it's Not Clines)

    Category: PCB Design

    By Anonymous

    •

    updated over 11 years ago by fxffxf

    1 replies • 1360 views
  • Discussion

    Schematic property cleanup in Capture 16.6

    Category: PCB Design

    By mlenander

    •

    updated over 11 years ago by mlenander

    2 replies • 18387 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information