• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Community Search
  • User
Forum - Thread List
  • Suggested Answer

    how to create the poly form NPTH pad with value of rugular/thermal = 0(allegro 17.2),thanks. 0

    1997 views
    2 replies
    Latest over 2 years ago
    by mahimag
  • Discussion

    Allegro X PCB Editor: SPB 23.1 release —Your freedom to design boldly!

    7939 views
    0 replies
    Started over 2 years ago
    by PCBTech
  • Answered

    Strange behavior when selecting vias in constraint manager 0

    8205 views
    2 replies
    Latest over 2 years ago
    by FilipSwe
  • Answered

    Silkscreen Check in Orcad PCB Designer Professional v22.1 0

    9343 views
    7 replies
    Latest over 2 years ago
    by Jim OMahony
  • Suggested Answer

    How to enable SLKSCREEN ; Allegro Physical Viewer 17.4 0

    8644 views
    3 replies
    Latest over 2 years ago
    by atz000
  • Not Answered

    Question about Orcad capture 16.6 CIS BOM output for components not stuff 0

    5837 views
    2 replies
    Latest over 2 years ago
    by ColinLiu
  • Discussion

    Why to use Allegro System Capture – Find and Edit

    10595 views
    2 replies
    Latest over 2 years ago
    by rg13
  • Not Answered

    Astable MultiVibrator 0

    4513 views
    1 reply
    Latest over 2 years ago
    by ShawnLogan
  • Suggested Answer

    White screen on PCB layout. 0

    5245 views
    2 replies
    Latest over 2 years ago
    by layoutguy
  • Not Answered

    How to suppress DRC warnings in OrCAD Capture 0

    5377 views
    0 replies
    Started over 2 years ago
    by yugandhar
  • Not Answered

    Does anyone know how to connect two pins of a die to the same net so they are considered a short inside of APD? 0

    10399 views
    7 replies
    Latest over 2 years ago
    by JS532
  • Not Answered

    Run dev_check on device file for more information. 0

    9232 views
    1 reply
    Latest over 2 years ago
    by VVRD
  • Answered

    Problem with TCL code to change pintype on symbol within a schematic 0

    5792 views
    4 replies
    Latest over 2 years ago
    by gvellet
  • Suggested Answer

    Complex Hierarchy 0

    5103 views
    3 replies
    Latest over 2 years ago
    by PhilR787
  • Discussion

    SysCap – Tip of the Week: Disconnect components, keeping wiring intact

    4407 views
    0 replies
    Started over 2 years ago
    by DesignTech
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information