• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Community Search
  • User
Forum - Thread List
  • Discussion

    Design Entry HDL_pins Locked

    12600 views
    0 replies
    Started over 15 years ago
    by Neha Anu
  • Discussion

    About axlHighlightObject() function

    13278 views
    1 reply
    Latest over 15 years ago
    by Qazi Iqbal
  • Discussion

    OrCad 16.2 Demo in Windows 7 64-bit Locked

    23708 views
    7 replies
    Latest over 15 years ago
    by gplavins
  • Discussion

    Unable to validate license feature Locked

    13742 views
    1 reply
    Latest over 15 years ago
    by redwire
  • Discussion

    Symbol association of Vias in 16.3 Locked

    12994 views
    1 reply
    Latest over 15 years ago
    by steve
  • Discussion

    Design Entry HDL SKILL function for adding component with PTF attributes

    14617 views
    2 replies
    Latest over 15 years ago
    by Khurana
  • Discussion

    meaning of drc flags Locked

    17210 views
    3 replies
    Latest over 15 years ago
    by mike7
  • Discussion

    Custom Constraint Locked

    13084 views
    2 replies
    Latest over 15 years ago
    by mvonahnen
  • Discussion

    Design Entry HDL_Jedec path Locked

    12905 views
    2 replies
    Latest over 15 years ago
    by steve
  • Discussion

    pcb board invert printout Locked

    13317 views
    2 replies
    Latest over 15 years ago
    by Parveen
  • Discussion

    How to create an ipcd356 netlist with greater than 9999 nets ? Locked

    13864 views
    5 replies
    Latest over 15 years ago
    by FormerMember
  • Discussion

    Capture 16.3 Errors Locked

    13421 views
    3 replies
    Latest over 15 years ago
    by oscar migs
  • Discussion

    procedure for gerber file/plot generation of specific layers - OrCAD PCB editor 16.3 Locked

    1647 views
    1 reply
    Latest over 15 years ago
    by John Davies
  • Discussion

    multiple copies of the layout - v16.3 Locked

    512 views
    0 replies
    Started over 15 years ago
    by shangwu
  • Discussion

    Negative plane sliver check are you using it? Locked

    12967 views
    0 replies
    Started over 15 years ago
    by Lost
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information