• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Community Search
  • User
Forum - Thread List
  • Discussion

    Pad entry trace width Locked

    14992 views
    5 replies
    Latest over 17 years ago
    by steve
  • Discussion

    Align Components Locked

    16433 views
    5 replies
    Latest over 17 years ago
    by LMRR
  • Discussion

    EDN blogger talks about Allegro 16.2 release

    13162 views
    0 replies
    Started over 17 years ago
    by archive
  • Discussion

    Allegro Extract SYM_NAME Locked

    15571 views
    6 replies
    Latest over 17 years ago
    by ns123
  • Discussion

    Relative Delay properties from Allegro to CIS Locked

    13566 views
    3 replies
    Latest over 17 years ago
    by JackieOh
  • Discussion

    DEHDL Global Update of changed PTF key properties Locked

    13559 views
    2 replies
    Latest over 17 years ago
    by jch teyssier
  • Discussion

    Of interest: "Chips-in-a-SiP” are a circuit simulation headache"

    686 views
    0 replies
    Started over 17 years ago
    by archive
  • Discussion

    Orcad layout plus Locked

    14748 views
    3 replies
    Latest over 17 years ago
    by oldmouldy
  • Discussion

    Adding drill holes Locked

    17738 views
    5 replies
    Latest over 17 years ago
    by Mattski
  • Discussion

    Capture to Allegro Error(15.7 PCB Editor L) Locked

    696 views
    1 reply
    Latest over 17 years ago
    by oldmouldy
  • Discussion

    ANNOTATING A SCHEMATIC Locked

    15408 views
    3 replies
    Latest over 17 years ago
    by redwire
  • Discussion

    Aligning parts Locked

    13506 views
    2 replies
    Latest over 17 years ago
    by KoryJ
  • Discussion

    caps 0201 Locked

    13227 views
    1 reply
    Latest over 17 years ago
    by redwire
  • Discussion

    merging multiple paths in the same net connected via connect points

    15241 views
    3 replies
    Latest over 17 years ago
    by kerchunk
  • Discussion

    Check out the PCB Design Community Blogs Locked

    12763 views
    0 replies
    Started over 17 years ago
    by Jerry GenPart
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information