• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Community Search
  • User
Forum - Thread List
  • Discussion

    axlVisibleSet usage

    15469 views
    2 replies
    Latest over 19 years ago
    by archive
  • Discussion

    user input from unix shell

    15512 views
    2 replies
    Latest over 19 years ago
    by archive
  • Discussion

    TestPrep in 15.5.1 Locked

    14091 views
    1 reply
    Latest over 19 years ago
    by archive
  • Discussion

    skill code for working with internal entities via IPC

    14261 views
    1 reply
    Latest over 19 years ago
    by archive
  • Discussion

    How to delete a Void~ Locked

    20960 views
    3 replies
    Latest over 19 years ago
    by archive
  • Discussion

    ODB++ not generating Locked

    18492 views
    5 replies
    Latest over 19 years ago
    by archive
  • Discussion

    Ultiboard translation Locked

    13892 views
    0 replies
    Started over 19 years ago
    by archive
  • Discussion

    Creepage & clearance distances Locked

    8096 views
    3 replies
    Latest over 19 years ago
    by archive
  • Discussion

    concept hdl Locked

    14378 views
    1 reply
    Latest over 19 years ago
    by archive
  • Discussion

    Access text xy-center location

    15261 views
    2 replies
    Latest over 19 years ago
    by archive
  • Discussion

    Verilog Simulation in Board Flow for a FLAT schematic. Locked

    13740 views
    0 replies
    Started over 19 years ago
    by archive
  • Discussion

    Early termination of program

    14653 views
    2 replies
    Latest over 19 years ago
    by archive
  • Discussion

    Publish PDF in 15.7 Design Entry Locked

    14354 views
    1 reply
    Latest over 19 years ago
    by archive
  • Discussion

    BGA footprints for Xilinx FPGAs Locked

    16627 views
    2 replies
    Latest over 19 years ago
    by archive
  • Discussion

    SPECCTRA: 10.2 -> 15.x any significant new features? Locked

    2935 views
    5 replies
    Latest over 19 years ago
    by archive
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information