• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    You quickly edit the footprint pin location in the tool at board level.

    9 views
    0 replies
    Started 3 hours ago
    by vidhyaparameswari
  • Not Answered

    Got Questions on Sigrity? Let’s Answer Them—LIVE on Wednesday, June 24th 0

    166 views
    2 replies
    Latest 4 hours ago
    by Renu Vibha
  • Not Answered

    Unable to connect wires to a symbol which has pins inside the symbol boundaries in system capture 0

    13 views
    0 replies
    Started 5 hours ago
    by Smith ecad
  • Discussion

    Join us on Wednesday June 10, 2026 for a live “Ask Me Anything” Dedicated Expert Session: OrCAD Capture

    1502 views
    35 replies
    Latest 5 hours ago
    by MohitS
  • Not Answered

    OrCAD Capture annotation issues for a heterogenous part in a hierarchical design 0

    384 views
    7 replies
    Latest 9 hours ago
    by Jeet
  • Not Answered

    Hierarchical design cut paste causing refdes changes 0

    81 views
    3 replies
    Latest 10 hours ago
    by Jeet
  • Discussion

    Replacing DSPF sub-circuits with their functional view in the Hierarchical Editor for an AMS Mixed-Signal Simulation

    56 views
    0 replies
    Started 1 day ago
    by Josch
  • Suggested Answer

    Why do symmetrical etch layers show different impedance values in Display > Parasitic? 0

    254 views
    2 replies
    Latest 1 day ago
    by BR202606212147
  • Discussion

    3D DRCS in Allegro X

    3243 views
    2 replies
    Latest 1 day ago
    by MS202606183945
  • Discussion

    AMS: how to probe signals in ADE from a schematic instantiated within a system verilog module

    63 views
    0 replies
    Started 1 day ago
    by MC20250412421
  • Not Answered

    Multiple Celisus tools 0

    70 views
    0 replies
    Started 4 days ago
    by TT202605198653
  • Answered

    Changing gap for routed diff pairs 0

    6503 views
    9 replies
    Latest 4 days ago
    by JM20241029170
  • Suggested Answer

    Place Via Array Boundary 0

    2761 views
    5 replies
    Latest 5 days ago
    by zpofrp
  • Not Answered

    How to avoid such same shape spacing problem 0

    104 views
    0 replies
    Started 5 days ago
    by JCTEYSSIER0
  • Not Answered

    Newly created blocks in Allegro 24.1 cannot be saved 0

    1040 views
    4 replies
    Latest 5 days ago
    by rg13
>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information