• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    how to run skill script from csh Locked

    16778 views
    3 replies
    Latest over 7 years ago
    by qkoyote
  • Discussion

    Advantages of High Speed Option? Locked

    15147 views
    2 replies
    Latest over 7 years ago
    by redwire
  • Discussion

    Post-simulation error Locked

    16150 views
    3 replies
    Latest over 7 years ago
    by Andrew Beckett
  • Discussion

    How to use a component (VerilogA) within a .scs model file to drive output signals Locked

    19012 views
    7 replies
    Latest over 7 years ago
    by MT13
  • Discussion

    Recommended method of defining generic microvia padstack Locked

    19224 views
    6 replies
    Latest over 7 years ago
    by aricbeaver
  • Discussion

    ERROR (SFE-23): "input.scs" 19: X0 is an instance of an undefined model f_opAmp. Locked

    2879 views
    1 reply
    Latest over 7 years ago
    by Nicolas Callens
  • Discussion

    Order of pCell callback triggering Locked

    15362 views
    2 replies
    Latest over 7 years ago
    by abompos
  • Discussion

    How do I get HAL to check on basic VHDL codes for synthesizability? Locked

    13996 views
    0 replies
    Started over 7 years ago
    by Ncsim User 1
  • Discussion

    Liberate_AMS for .lib generation. Locked

    24654 views
    17 replies
    Latest over 7 years ago
    by anandmohan
  • Discussion

    Innovus do not perform antenna rule properly Locked

    14778 views
    0 replies
    Started over 7 years ago
    by Anklon
  • Discussion

    Filter Layout pins from LVS Locked

    14898 views
    3 replies
    Latest over 7 years ago
    by Andrew Beckett
  • Discussion

    Will different save options cause different Spectre simulation time? Locked

    1436 views
    2 replies
    Latest over 7 years ago
    by Cambridge Lv
  • Discussion

    how to enforce identical MC mismatch variation on sub circuit used for calibration as those applied on the main test bench Locked

    14640 views
    2 replies
    Latest over 7 years ago
    by HansB
  • Discussion

    component index in netlist Locked

    14210 views
    2 replies
    Latest over 7 years ago
    by zfan
  • Discussion

    Device parameters not netlisting in LVS Locked

    14086 views
    0 replies
    Started over 7 years ago
    by analogmatch
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information