• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    get via coloring Locked

    16417 views
    3 replies
    Latest over 7 years ago
    by TaherEssam
  • Discussion

    Is there a way to set the `default_nettype directive through the command-line when running irun? Locked

    15499 views
    0 replies
    Started over 7 years ago
    by crclayton
  • Discussion

    Annotating Ref Des in schematic yet not impacting Layout parts Locked

    15114 views
    5 replies
    Latest over 7 years ago
    by Joewi
  • Discussion

    Indago tcl commands Locked

    15623 views
    0 replies
    Started over 7 years ago
    by anonms
  • Discussion

    cutClass of vias through skill code Locked

    17326 views
    5 replies
    Latest over 7 years ago
    by Andrew Beckett
  • Discussion

    eyeDiagram() vs. Measurement --> Eye Diagram trigger period Locked

    4076 views
    2 replies
    Latest over 7 years ago
    by HoWei
  • Discussion

    constraints: MIN_METAL_SPACING and MECH_PIN_TO_CONDUCTOR_SPACING Locked

    14686 views
    1 reply
    Latest over 7 years ago
    by oldmouldy
  • Discussion

    Convergence problems using analogLib switch (DC simulation) Locked

    22212 views
    6 replies
    Latest over 7 years ago
    by netbug
  • Discussion

    OrCAD16.6 DRC check problem: "Net has two or more aliases" Locked

    16884 views
    8 replies
    Latest over 7 years ago
    by DickT
  • Discussion

    Request - Skill script for block level floor planning (Constant area stretch) Locked

    1658 views
    5 replies
    Latest over 7 years ago
    by Carona
  • Discussion

    Meaning of the "Event Time" in Direct Plot form of Pnoise Jitter Locked

    5477 views
    4 replies
    Latest over 7 years ago
    by RFStuff
  • Discussion

    Shape to Thu Via Spacing Locked

    15393 views
    1 reply
    Latest over 7 years ago
    by steve
  • Discussion

    using Alt for bindkey combination Locked

    17361 views
    4 replies
    Latest over 7 years ago
    by Heywire
  • Discussion

    Getting Started with Verilog-A, Verilog-AMS SImulation in Cadence Locked

    36743 views
    3 replies
    Latest over 7 years ago
    by Andrew Beckett
  • Discussion

    Difference between bmslib and ahdlib in Cadence Locked

    19133 views
    1 reply
    Latest over 7 years ago
    by Andrew Beckett
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information