• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Answered

    Allegro free view setup - change mouse settings +1

    3567 views
    3 replies
    Latest over 1 year ago
    by cedar
  • Discussion

    Missing pins in symbol creation of systemVerilog module Locked

    7013 views
    4 replies
    Latest over 1 year ago
    by MostafaAbedi
  • Discussion

    Tracing a net connection from M1 to the top most metal in layout using SKILL script Locked

    6840 views
    7 replies
    Latest over 1 year ago
    by MSP032
  • Discussion

    how to set stop list for a hierarchical instance by using cphSetInstStopList ? Locked

    3960 views
    0 replies
    Started over 1 year ago
    by DaveZhang
  • Not Answered

    How to resolve this error while adding element in AWR? 0

    2699 views
    1 reply
    Latest over 1 year ago
    by OscPn
  • Discussion

    Load Pull transistor simulation Locked

    9630 views
    4 replies
    Latest over 1 year ago
    by Azaro
  • Discussion

    control size of hiDisplayProgressBox Locked

    4727 views
    3 replies
    Latest over 1 year ago
    by Andrew Beckett
  • Discussion

    Why my Verilog‘s digital outputs are correct in Vivado but 'x' in Cadence AMS? Locked

    3122 views
    4 replies
    Latest over 1 year ago
    by Cookies
  • Not Answered

    Load Pull - Power delivered to the load 0

    1408 views
    1 reply
    Latest over 1 year ago
    by CurtisAWR
  • Discussion

    Getting error while adding element in AWR software Locked

    6205 views
    1 reply
    Latest over 1 year ago
    by CurtisAWR
  • Suggested Answer

    How can I improve cross probing in PCB Designer and Capture 0

    9241 views
    4 replies
    Latest over 1 year ago
    by edahub
  • Discussion

    copy the layout from one block to another block Locked

    4129 views
    0 replies
    Started over 1 year ago
    by rtyuy
  • Answered

    DB Doctor +1

    13144 views
    4 replies
    Latest over 1 year ago
    by josephc
  • Discussion

    CDL out: Retrieve connection pair list from custom netlistProcedure Locked

    4313 views
    0 replies
    Started over 1 year ago
    by gkyriazidis
  • Answered

    How to simulation programmable devices using the OrCAD PSpice Designer Plus 0

    4284 views
    3 replies
    Latest over 1 year ago
    by TechiEE12
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information