• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    Design Rule Check Error Locked

    14170 views
    1 reply
    Latest over 14 years ago
    by pcb viet nam
  • Discussion

    Hiring PCB Layout Designer Locked

    13477 views
    2 replies
    Latest over 14 years ago
    by pcb viet nam
  • Discussion

    when running oceanscripts in Ocean XL how to set user specific results name other than default Ocean.x? Locked

    13656 views
    1 reply
    Latest over 14 years ago
    by Andrew Beckett
  • Discussion

    Design Reuse - module nets turn to "dummy nets" and ref des not grabbing suffix - Allegro 16.5 (Design Entry HDL) Locked

    395 views
    0 replies
    Started over 14 years ago
    by KoolKat
  • Discussion

    Migrating old .llb footprints_delete "IS2" layer Locked

    1044 views
    4 replies
    Latest over 14 years ago
    by engineer123
  • Discussion

    free software cadence allegro Locked

    20304 views
    3 replies
    Latest over 14 years ago
    by oldmouldy
  • Discussion

    Ongrid procedure Locked

    14195 views
    2 replies
    Latest over 14 years ago
    by pdda
  • Discussion

    What is the difference between Simulation Results and Simulation Results Database? Locked

    14617 views
    2 replies
    Latest over 14 years ago
    by fazul
  • Discussion

    Need some SSTA flow details Locked

    13286 views
    0 replies
    Started over 14 years ago
    by deeps
  • Discussion

    Configuration File Error Locked

    14636 views
    2 replies
    Latest over 14 years ago
    by RFDIT
  • Discussion

    Analog design environment save directory change Locked

    14307 views
    2 replies
    Latest over 14 years ago
    by corrado123
  • Discussion

    how to handle illegal characters when reading a file

    15113 views
    5 replies
    Latest over 14 years ago
    by Ejlersen
  • Discussion

    How to perform Post-Layout simulations using UltraSim for Black-Box Cells? Locked

    16667 views
    4 replies
    Latest over 14 years ago
    by BraveHeart
  • Discussion

    Any way to get flat gds while pipo? Locked

    14504 views
    2 replies
    Latest over 14 years ago
    by zhisong
  • Discussion

    [help]ies and ius Locked

    618 views
    0 replies
    Started over 14 years ago
    by tonychain
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information