• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    I want to achieve the function in this video, how can I do it? Locked

    5394 views
    4 replies
    Latest over 1 year ago
    by Andrew Beckett
  • Discussion

    Plotting Template in ADE Assembler and ADE Explorer Locked

    4549 views
    0 replies
    Started over 1 year ago
    by IceTea
  • Discussion

    Transient Noise Simulation in Cadence Virtuoso Locked

    6410 views
    2 replies
    Latest over 1 year ago
    by Andrew Beckett
  • Suggested Answer

    Netgroup connection to offpage ports not valid? 0

    4284 views
    2 replies
    Latest over 1 year ago
    by cdtorres
  • Answered

    The simulator doesn't work .. How do I fix? 0

    2076 views
    3 replies
    Latest over 1 year ago
    by TechiEE12
  • Not Answered

    I am not able to update the Sigrity 21.10.500 using the download manager. 0

    4833 views
    3 replies
    Latest over 1 year ago
    by jillashiva
  • Discussion

    How to see placement reasons of cells? How to highlight timing start/end points? Locked

    1943 views
    0 replies
    Started over 1 year ago
    by YYUE
  • Discussion

    How to create multiple shapes of same port in innovus? Locked

    5242 views
    0 replies
    Started over 1 year ago
    by YYUE
  • Discussion

    How to inquire the discipline of a specific net in an AMS simulation via systemVerilog Locked

    5264 views
    1 reply
    Latest over 1 year ago
    by Andrew Beckett
  • Discussion

    Via Arrays

    13176 views
    3 replies
    Latest over 1 year ago
    by mahimag
  • Discussion

    Evaluated waveform discontinuity Locked

    6367 views
    6 replies
    Latest over 1 year ago
    by sidm
  • Answered

    planning hull +1

    4318 views
    3 replies
    Latest over 1 year ago
    by Benoit Mallol
  • Discussion

    VSR not dropping vias to short all pins Locked

    5995 views
    5 replies
    Latest over 1 year ago
    by RobMan
  • Discussion

    Maestro - custom window size for simulation log Locked

    1782 views
    4 replies
    Latest over 1 year ago
    by Andrew Beckett
  • Discussion

    VAR("") does not work within some expressions Locked

    1932 views
    1 reply
    Latest over 1 year ago
    by Tawna
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information