• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    *Fence* *SRC* *MME* Buffers in Clock Tree Locked

    13989 views
    2 replies
    Latest over 14 years ago
    by Nataraja G
  • Discussion

    Multiple Pin Metal Layer Locked

    13832 views
    1 reply
    Latest over 14 years ago
    by Kari
  • Discussion

    route selected nets using nanoroute Locked

    14359 views
    1 reply
    Latest over 14 years ago
    by Kari
  • Discussion

    Regarding the database and schematic in particular Locked

    13503 views
    1 reply
    Latest over 14 years ago
    by Andrew Beckett
  • Discussion

    virtuoso on Fedora Locked

    14396 views
    4 replies
    Latest over 14 years ago
    by Andrew Beckett
  • Discussion

    Floating number precesion in OCEAN/CIW Locked

    2370 views
    1 reply
    Latest over 14 years ago
    by Andrew Beckett
  • Discussion

    Running QRC with Dynamic Link Momentum cells. Locked

    14292 views
    1 reply
    Latest over 14 years ago
    by Andrew Beckett
  • Discussion

    calling edit() within Skill++ code... Locked

    13453 views
    1 reply
    Latest over 14 years ago
    by Andrew Beckett
  • Discussion

    How do I get spacing rules from the techfile tables? Locked

    14984 views
    1 reply
    Latest over 14 years ago
    by Prabhu The ICL
  • Discussion

    dxf2a had errors (Error : invalid program arguments) Locked

    14849 views
    0 replies
    Started over 14 years ago
    by Chul
  • Discussion

    No PSpice Model for Connectors found in Library Locked

    15399 views
    3 replies
    Latest over 14 years ago
    by Alok Tripathi
  • Discussion

    RTL Compiler: Does coding style influence synthesis result? Locked

    15071 views
    1 reply
    Latest over 14 years ago
    by grasshopper
  • Discussion

    need help to start pcb design in allegro pcb editor 16.2 Locked

    12572 views
    0 replies
    Started over 14 years ago
    by hardi112
  • Discussion

    not able to write logic Locked

    13701 views
    1 reply
    Latest over 14 years ago
    by croy
  • Discussion

    Is there a built-in variable in CIW can show ICFB version? Locked

    14230 views
    1 reply
    Latest over 14 years ago
    by skillUser
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information