• Discussion

  Library that is understood by Design Entry CIS (OrCad and Allegro) Locked

  12825 views
  1 reply
  Latest over 14 years ago
  by oldmouldy
• Discussion

  Placement Accuracy Problems Locked

  13116 views
  2 replies
  Latest over 14 years ago
  by oldmouldy
• Discussion

  Changing the floorplan origin Locked

  13994 views
  1 reply
  Latest over 14 years ago
  by Kari
• Discussion

  WIDE METAL ROUTES Locked

  13922 views
  1 reply
  Latest over 14 years ago
  by Kari
• Discussion

  Digital Physical Design Locked

  13764 views
  1 reply
  Latest over 14 years ago
  by Kari
• Discussion

  Need Help Troubleshooting SOC Encounter Violations Locked

  14326 views
  1 reply
  Latest over 14 years ago
  by Kari
• Discussion

  clock tree file creation for multiple PLL scenario Locked

  13713 views
  1 reply
  Latest over 14 years ago
  by Kari
• Discussion

  Wires and standard cell buffers not in the bus guide after CTS and optDesign Locked

  13701 views
  1 reply
  Latest over 14 years ago
  by Kari
• Discussion

  crosstalk delta delay in report_timing format Locked

  16722 views
  3 replies
  Latest over 14 years ago
  by Kari
• Discussion

  Question About " set_dont_touch " Locked

  964 views
  1 reply
  Latest over 14 years ago
  by Kari
• Discussion

  congestion problem Locked

  14217 views
  1 reply
  Latest over 14 years ago
  by Kari
• Discussion

  EDI/nanoroute process antenna problem Locked

  1007 views
  1 reply
  Latest over 14 years ago
  by Kari
• Discussion

  Encounter Termination Locked

  14411 views
  3 replies
  Latest over 14 years ago
  by Kari
• Discussion

  macro placement Locked

  14214 views
  1 reply
  Latest over 14 years ago
  by Kari
• Discussion

  Clock gating failed with Encounter Locked

  13821 views
  1 reply
  Latest over 14 years ago
  by Kari