• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Suggested Answer

    Creating a multiple drill padstack in SKILL with custom pattern 0

    3821 views
    6 replies
    Latest over 1 year ago
    by Hoangkhoipcb
  • Suggested Answer

    How to fill the shape between the SMD pins of the FPGA footprint 0

    5528 views
    2 replies
    Latest over 1 year ago
    by Robert Finley
  • Discussion

    ERROR - Noise Analysis Locked

    921 views
    0 replies
    Started over 1 year ago
    by Fase5353453
  • Discussion

    SKILL or GUI way to snap pins to track pattern in virtuoso layout Locked

    2773 views
    3 replies
    Latest over 1 year ago
    by AurelBuche
  • Suggested Answer

    Documents for OrCAD X PCB (Presto) 0

    6225 views
    2 replies
    Latest over 1 year ago
    by John T
  • Discussion

    how to pass argument in user defined procedure function on pull-down menu skill code. Locked

    6437 views
    6 replies
    Latest over 1 year ago
    by yogeshjaiswalCAD
  • Suggested Answer

    Difference between the IBIS file and LIB file 0

    3914 views
    1 reply
    Latest over 1 year ago
    by oldmouldy
  • Suggested Answer

    ORCAD X Capture Can not Open 0

    4323 views
    1 reply
    Latest over 1 year ago
    by Akshay khosla
  • Answered

    New Page Grid Reference not following Design Template 0

    4468 views
    4 replies
    Latest over 1 year ago
    by TpermanLuma
  • Discussion

    EMX - 3D view + 3D view unavailable Locked

    1720 views
    1 reply
    Latest over 1 year ago
    by ArbLouis
  • Discussion

    Error with launching Python Script Via AWRDE VBA Script Locked

    6312 views
    3 replies
    Latest over 1 year ago
    by cdsba
  • Discussion

    Getting a list of all existing SKILL functions Locked

    6685 views
    2 replies
    Latest over 1 year ago
    by AurelBuche
  • Suggested Answer

    Unable to generate the report for package height in the PCB editor 0

    5659 views
    1 reply
    Latest over 1 year ago
    by steve
  • Discussion

    Add verilog configuration to a mixed signal simulation with config view Locked

    5932 views
    1 reply
    Latest over 1 year ago
    by moosbru
  • Discussion

    Failed to synthesis RISCY core on genus legacy. Locked

    6706 views
    3 replies
    Latest over 1 year ago
    by RolfA
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information