• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    assura lvs problem in ibm 90nm pdk Locked

    24612 views
    21 replies
    Latest over 15 years ago
    by iamlearning
  • Discussion

    noise reduction Locked

    13215 views
    1 reply
    Latest over 15 years ago
    by romaric
  • Discussion

    Clock Tree Spice Netlist Locked

    13417 views
    0 replies
    Started over 15 years ago
    by NigH
  • Discussion

    Transient analysis and temperature sweep Locked

    23803 views
    3 replies
    Latest over 15 years ago
    by archive
  • Discussion

    fixing component placement but not routes Locked

    12809 views
    1 reply
    Latest over 15 years ago
    by Rik Lee
  • Discussion

    Allegro Part Position Indicated in CIS? Locked

    13057 views
    2 replies
    Latest over 15 years ago
    by Khurana
  • Discussion

    disable rats component Locked

    13982 views
    2 replies
    Latest over 15 years ago
    by eephillip
  • Discussion

    package symbol help / dxf imported geometry to etch and adding pin padstack Locked

    13072 views
    2 replies
    Latest over 15 years ago
    by eephillip
  • Discussion

    Intentional DRCs Locked

    12945 views
    2 replies
    Latest over 15 years ago
    by Goblin59
  • Discussion

    possible to change curser color??? Locked

    14513 views
    4 replies
    Latest over 15 years ago
    by kabalee
  • Discussion

    Error [ALG0065] Illegal character Error Locked

    14111 views
    1 reply
    Latest over 15 years ago
    by Rik Lee
  • Discussion

    PTC(.emn) file format export Locked

    16633 views
    2 replies
    Latest over 15 years ago
    by girish
  • Discussion

    Using previously selected objects in skill

    13464 views
    1 reply
    Latest over 15 years ago
    by eDave
  • Discussion

    CDF and PCells Locked

    17286 views
    2 replies
    Latest over 15 years ago
    by DarioETH
  • Discussion

    Issues in Modelling an INV output having 10mVp-p as its VSS Locked

    14499 views
    2 replies
    Latest over 15 years ago
    by write2rammy
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information