• Discussion

  autorouter layer costs Locked

  13270 views
  1 reply
  Latest over 15 years ago
  by oldmouldy
• Discussion

  RTL Compiler synthesis problem, memory ports not mapped!!! Generated memory macrocells unusable!!! Locked

  15683 views
  0 replies
  Started over 15 years ago
  by albares
• Discussion

  How to tell Ambit to use one library for one module and another one for another module Locked

  14203 views
  2 replies
  Latest over 15 years ago
  by ericxuo
• Discussion

  Allegro (16.0) autorouter and constraints Locked

  12687 views
  0 replies
  Started over 15 years ago
  by sharted
• Discussion

  Re-arranging the order of User Views in the Visibilty window Locked

  13512 views
  4 replies
  Latest over 15 years ago
  by steveO
• Discussion

  How to instantiate a Qcell with given parameters.. Locked

  14205 views
  2 replies
  Latest over 15 years ago
  by avinash1skill
• Discussion

  die size reduction techniques Locked

  13364 views
  0 replies
  Started over 15 years ago
  by Rajesh Vembu
• Discussion

  Illegal assignment to constant Locked

  13843 views
  0 replies
  Started over 15 years ago
  by Jinzhe
• Discussion

  defining a new cellview type - pdf? Locked

  1475 views
  2 replies
  Latest over 15 years ago
  by erikk
• Discussion

  16.0 Autorouter ignoring constraints Locked

  13044 views
  1 reply
  Latest over 15 years ago
  by sharted
• Discussion

  Inserting text note in schematic Locked

  26801 views
  8 replies
  Latest over 15 years ago
  by skillUser
• Discussion

  [solved]noob question Locked

  909 views
  3 replies
  Latest over 15 years ago
  by sharted
• Discussion

  Identifying Clocktree Cells Locked

  13735 views
  1 reply
  Latest over 15 years ago
  by prathima
• Discussion

  Design Entry HDL Skill: how do I check connected component pin

  12909 views
  0 replies
  Started over 15 years ago
  by jcdoming
• Discussion

  Way to retrieve cell version from gds file Locked

  14368 views
  2 replies
  Latest over 15 years ago
  by LeJonT