• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    UVM Adapter for Pipelined protocols like AHB, AXI etc Locked

    7314 views
    0 replies
    Started over 2 years ago
    by VeeJ
  • Not Answered

    Constrain Manager: LayerSubTypes.xml could not be read 0

    10207 views
    8 replies
    Latest over 2 years ago
    by toldav
  • Discussion

    XF Analysis: How to save transfer function from only certain sources? Locked

    6211 views
    2 replies
    Latest over 2 years ago
    by Matthew Love
  • Discussion

    Virtuoso adexl relxpert aging simulation is disabled Locked

    5797 views
    0 replies
    Started over 2 years ago
    by Holz
  • Discussion

    Creating data.dm for schematic and symbol Locked

    7685 views
    3 replies
    Latest over 2 years ago
    by Andrew Beckett
  • Discussion

    Problem with using a genvar in if statement in Verilog-a Locked

    6441 views
    0 replies
    Started over 2 years ago
    by Esmee Tackx
  • Discussion

    Ignore dummies in PVS using GPDK 45nm [solved] Locked

    9265 views
    6 replies
    Latest over 2 years ago
    by RobMan
  • Discussion

    Report power in Genus using user defined default switching activity Locked

    7267 views
    0 replies
    Started over 2 years ago
    by gops
  • Discussion

    Unable to open the waveform file `ecg/.csv'. Ensure that the specified file or directory exists. Locked

    1749 views
    1 reply
    Latest over 2 years ago
    by Andrew Beckett
  • Discussion

    Re-evaluating an "eval err" expression after simulation Locked

    6412 views
    4 replies
    Latest over 2 years ago
    by RuihW
  • Not Answered

    allegro design entry cis 17.4 - export pdf issue 0

    6067 views
    10 replies
    Latest over 2 years ago
    by Ulf K
  • Discussion

    General Considerations when routing DDR nets in high-speed design!

    6165 views
    0 replies
    Started over 2 years ago
    by VVRD
  • Suggested Answer

    TI components missing from PSPICE for TI 0

    10597 views
    7 replies
    Latest over 2 years ago
    by MWMDMFB
  • Discussion

    Accessing Yield conditions Locked

    5244 views
    0 replies
    Started over 2 years ago
    by amac
  • Discussion

    Where are Custom Calculator Functions stored when loaded by fx button Locked

    6680 views
    2 replies
    Latest over 2 years ago
    by Volker T
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information