• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    New XML-based techfile cross section Locked

    14167 views
    5 replies
    Latest over 17 years ago
    by archive
  • Discussion

    Dual Grid Enhancement for Pins and non-Pins Locked

    12673 views
    0 replies
    Started over 17 years ago
    by archive
  • Discussion

    Specman DUT error: Locked

    15940 views
    5 replies
    Latest over 17 years ago
    by archive
  • Discussion

    verilog.dump file with duplicants: Locked

    13715 views
    0 replies
    Started over 17 years ago
    by archive
  • Discussion

    to add gerber layer ORCAD-10.5 Locked

    13887 views
    1 reply
    Latest over 17 years ago
    by archive
  • Discussion

    how to calculate power ring widths , straps , meshes for a given technology Locked

    18792 views
    6 replies
    Latest over 17 years ago
    by archive
  • Discussion

    Drill chart hole sizes Locked

    13645 views
    2 replies
    Latest over 17 years ago
    by archive
  • Discussion

    error while plotting current with spectre Locked

    16392 views
    5 replies
    Latest over 17 years ago
    by archive
  • Discussion

    Differences between Diva Flow and Assura flow Locked

    13836 views
    0 replies
    Started over 17 years ago
    by archive
  • Discussion

    Via count details Locked

    15501 views
    3 replies
    Latest over 17 years ago
    by archive
  • Discussion

    ncsim, saif files and verilog 2d registers/memories Locked

    921 views
    0 replies
    Started over 17 years ago
    by archive
  • Discussion

    In what aspects is verification different from design? Locked

    17123 views
    8 replies
    Latest over 17 years ago
    by archive
  • Discussion

    who does SI/PI simulations? the hw engineer or the layout designer? Locked

    4483 views
    7 replies
    Latest over 17 years ago
    by archive
  • Discussion

    write_sdf of ETS fails Locked

    13403 views
    0 replies
    Started over 17 years ago
    by archive
  • Discussion

    Length equalization Locked

    16521 views
    7 replies
    Latest over 17 years ago
    by archive
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information