• Discussion

  error in eVC with VHDL DUT testing Locked

  13328 views
  2 replies
  Latest over 17 years ago
  by archive
• Discussion

  NC Naming - automation Locked

  647 views
  1 reply
  Latest over 17 years ago
  by archive
• Discussion

  Allegro to PADS conversion Locked

  16216 views
  3 replies
  Latest over 17 years ago
  by archive
• Discussion

  how to unroute track? Locked

  16899 views
  2 replies
  Latest over 17 years ago
  by archive
• Discussion

  Keep internal signals' names after synthesis Locked

  7834 views
  4 replies
  Latest over 17 years ago
  by archive
• Discussion

  how to run Corner analysis over parametric analysis Locked

  14338 views
  3 replies
  Latest over 17 years ago
  by archive
• Discussion

  Schematic Checking?

  12916 views
  2 replies
  Latest over 17 years ago
  by archive
• Discussion

  Signal integrity training Locked

  12846 views
  0 replies
  Started over 17 years ago
  by archive
• Discussion

  errors in template classes Locked

  12749 views
  0 replies
  Started over 17 years ago
  by archive
• Discussion

  Spend a few min. on the "2007 top care -about survey" Locked

  280 views
  0 replies
  Started over 17 years ago
  by archive
• Discussion

  Can CTS stop tracing on hierarchical module ports? Locked

  20164 views
  20 replies
  Latest over 17 years ago
  by archive
• Discussion

  Padstack questions Locked

  14508 views
  3 replies
  Latest over 17 years ago
  by archive
• Discussion

  Allegro 'Help' documentation; 15.7 Backdrilling Locked

  4812 views
  0 replies
  Started over 17 years ago
  by archive
• Discussion

  Learning Cadstar... Locked

  13215 views
  1 reply
  Latest over 17 years ago
  by archive
• Discussion

  clock buffers can't be used during CTS Locked

  3669 views
  4 replies
  Latest over 17 years ago
  by archive