• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    Orcad Post Processing Layer Limitations Locked

    12765 views
    0 replies
    Started over 18 years ago
    by archive
  • Discussion

    How to use Layer Boolean Functions with hierarchical objects? Locked

    15221 views
    3 replies
    Latest over 18 years ago
    by archive
  • Discussion

    TIP OF THE MONTH: How to pack up a Conformal testcase for your Cadence AE Locked

    13886 views
    0 replies
    Started over 18 years ago
    by archive
  • Discussion

    Debugging RC scripts - tip Locked

    455 views
    0 replies
    Started over 18 years ago
    by archive
  • Discussion

    Dynamic copper fill problem Locked

    20109 views
    8 replies
    Latest over 18 years ago
    by archive
  • Discussion

    Wrong assembly plan on Orcad 10.5 Locked

    12743 views
    0 replies
    Started over 18 years ago
    by archive
  • Discussion

    Dynamic Shapes Locked

    13602 views
    1 reply
    Latest over 18 years ago
    by archive
  • Discussion

    Remove repeat item from a list

    16385 views
    5 replies
    Latest over 18 years ago
    by archive
  • Discussion

    How does the Shape's Clearance work for PTH and Nn-PTH? Locked

    2161 views
    2 replies
    Latest over 18 years ago
    by archive
  • Discussion

    Driving not connected bus bits Locked

    14135 views
    1 reply
    Latest over 18 years ago
    by archive
  • Discussion

    Mentor BoardStation/DA Design to Tango Formatted Netlist Locked

    958 views
    0 replies
    Started over 18 years ago
    by archive
  • Discussion

    Clock networks in RC Locked

    13880 views
    1 reply
    Latest over 18 years ago
    by archive
  • Discussion

    ideal network in RC Locked

    15372 views
    1 reply
    Latest over 18 years ago
    by archive
  • Discussion

    Low Power Tip of the Week: Power consumption on tester Locked

    13812 views
    1 reply
    Latest over 18 years ago
    by archive
  • Discussion

    Pass string to $system in SystemVerilog? Locked

    19474 views
    3 replies
    Latest over 18 years ago
    by archive
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information