• Discussion

  Getting the number of vertice on a CLINE

  13895 views
  3 replies
  Latest over 18 years ago
  by archive
• Discussion

  SV transaction sequence dependency constraint? Locked

  16000 views
  5 replies
  Latest over 18 years ago
  by archive
• Discussion

  Database corruption after rip up etch Locked

  13774 views
  2 replies
  Latest over 18 years ago
  by archive
• Discussion

  Dynamic copper fill problem Locked

  12755 views
  0 replies
  Started over 18 years ago
  by archive
• Discussion

  Dynamic copper fill problem Locked

  12723 views
  0 replies
  Started over 18 years ago
  by archive
• Discussion

  Dynamic copper fill problem(?) Locked

  12648 views
  0 replies
  Started over 18 years ago
  by archive
• Discussion

  How to make nanoroute understand "USEMINSPACING" Locked

  6799 views
  4 replies
  Latest over 18 years ago
  by archive
• Discussion

  15.7 constraint manager crashing Locked

  13125 views
  1 reply
  Latest over 18 years ago
  by archive
• Discussion

  Export Possibilities for PCB Editor and Design Entry Locked

  14566 views
  5 replies
  Latest over 18 years ago
  by archive
• Discussion

  PCAD to Allegro Locked

  18139 views
  8 replies
  Latest over 18 years ago
  by archive
• Discussion

  Getting the techfile name

  12808 views
  0 replies
  Started over 18 years ago
  by archive
• Discussion

  uRM task-level interface? Locked

  14339 views
  3 replies
  Latest over 18 years ago
  by archive
• Discussion

  RTL Compiler: 1'b0/1'b1 instead of LOGIC0/LOGIC1 cells Locked

  1450 views
  1 reply
  Latest over 18 years ago
  by archive
• Discussion

  compile SystemVerilog and Verilog separately? Locked

  19584 views
  8 replies
  Latest over 18 years ago
  by archive
• Discussion

  axl function for parasitics?

  13776 views
  2 replies
  Latest over 18 years ago
  by archive