• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    transfer normal hot key layer to the function recall style Locked

    8436 views
    7 replies
    Latest over 2 years ago
    by Andrew Beckett
  • Discussion

    To adjust the length of automatically generated wires after pressing space in schematic Locked

    7882 views
    3 replies
    Latest over 2 years ago
    by Andrew Beckett
  • Discussion

    Clarity Solution for 5G using Virtuoso-Clarity Integration.

    1740 views
    0 replies
    Started over 2 years ago
    by jillashiva
  • Suggested Answer

    Orcad libraries font issues 0

    5072 views
    2 replies
    Latest over 2 years ago
    by Ulf K
  • Suggested Answer

    Making traces skeletal and pads hollow as default whenever opening a design or symbol regardless of its inherited settings? 0

    6595 views
    2 replies
    Latest over 2 years ago
    by Ulf K
  • Discussion

    Xtensa EXTMEMATTRIBUTES Locked

    5735 views
    0 replies
    Started over 2 years ago
    by ciapata
  • Answered

    Skill to delete selected net and padstakck via +1

    7940 views
    2 replies
    Latest over 2 years ago
    by zpofrp
  • Not Answered

    Using System Capture in a script (on Linux) 0

    5394 views
    1 reply
    Latest over 2 years ago
    by rg13
  • Suggested Answer

    Error Modifying Part Downloaded from Unified CIS 0

    5585 views
    2 replies
    Latest over 2 years ago
    by rg13
  • Answered

    resistance +1

    3322 views
    1 reply
    Latest over 2 years ago
    by Benoit Mallol
  • Discussion

    actime and acname both grey in ams Locked

    5810 views
    0 replies
    Started over 2 years ago
    by sjwprcker
  • Discussion

    skill command for Fractures edges of the specified object on the input list into horizontal trapezoids. Locked

    6398 views
    2 replies
    Latest over 2 years ago
    by Andrew Beckett
  • Discussion

    cadence Virtuoso netlist issue in synopsis hspice Locked

    5892 views
    0 replies
    Started over 2 years ago
    by rtyuy
  • Not Answered

    OrCAD 17.4 CIS backannotate pin swap 0

    6597 views
    5 replies
    Latest over 2 years ago
    by RFinley
  • Suggested Answer

    Check no place bound in component 0

    9894 views
    7 replies
    Latest over 2 years ago
    by DE202408202727
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information