• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    Gain margin and phase margin expressions from nyquist plots Locked

    13234 views
    6 replies
    Latest over 2 years ago
    by ShawnLogan
  • Discussion

    cdsFinder command not found Locked

    7901 views
    8 replies
    Latest over 2 years ago
    by dietSprunk
  • Discussion

    Plot S parameters as a function of gm/id -RF characterization of MOSFET Locked

    681 views
    0 replies
    Started over 2 years ago
    by LAKSHMINS
  • Discussion

    Strange problem with routing

    6609 views
    3 replies
    Latest over 2 years ago
    by Hoangkhoipcb
  • Discussion

    An Overview of PDN Impedance Analysis

    10646 views
    1 reply
    Latest over 2 years ago
    by SimTech
  • Discussion

    How to extract the information of the Metal layer Locked

    6637 views
    2 replies
    Latest over 2 years ago
    by Jinhyung
  • Discussion

    Best strategy for adding dummies for CC placement Locked

    8639 views
    3 replies
    Latest over 2 years ago
    by supriyo1985
  • Discussion

    Changing library references for all the cells using skill. Locked

    8260 views
    3 replies
    Latest over 2 years ago
    by Andrew Beckett
  • Not Answered

    System Capture- Ref Des prefix for resistors/capacitors 0

    2204 views
    2 replies
    Latest over 2 years ago
    by CarolynM
  • Not Answered

    Orcad Pspice menu bar 0

    7187 views
    3 replies
    Latest over 2 years ago
    by coulonnus
  • Discussion

    The .def file after placement stage Locked

    5893 views
    0 replies
    Started over 2 years ago
    by PacificFeng
  • Discussion

    Changeing choices and defaultvalue of cdfParameter through callback Locked

    6707 views
    2 replies
    Latest over 2 years ago
    by KHaas
  • Discussion

    How to perform a MOSFET area sweep while maintaining the aspect ratio, DC analysis Locked

    8064 views
    4 replies
    Latest over 2 years ago
    by ShawnLogan
  • Discussion

    Defining Verilog-A vector in the maestro view Locked

    9366 views
    3 replies
    Latest over 2 years ago
    by Andrew Beckett
  • Answered

    Creating a symbol with 5000+pins & 24 sections (OrCAD Capture 17.2 CIS) 0

    2399 views
    2 replies
    Latest over 2 years ago
    by khuang128
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information