• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Suggested Answer

    Differential Pair Setup of Class to Class 0

    3666 views
    18 replies
    Latest 3 months ago
    by excellon1
  • Suggested Answer

    Automatic PCB Router crashes on startup 0

    3586 views
    11 replies
    Latest 3 months ago
    by jritter
  • Suggested Answer

    Which sound definition amongst the Windows built-in is Allegro/PCB-Editor using for error or "oops" messages? 0

    1153 views
    2 replies
    Latest 3 months ago
    by Ulf K
  • Discussion

    Issue with the ADE Explorer/Assembler simulator

    353 views
    0 replies
    Started 3 months ago
    by GL202502244954
  • Suggested Answer

    Allegro 17.4 PCB Designer Trying to create a netlist report with Part Number and Alias. 0

    1527 views
    3 replies
    Latest 3 months ago
    by NP202510093218
  • Discussion

    So.... Is Presto still going to be dead in the waters after the 25 update????

    1533 views
    5 replies
    Latest 3 months ago
    by DG202504226528
  • Not Answered

    Issue with Impedance/Reflection Analysis in Sigrity Aurora 23.1 0

    4195 views
    9 replies
    Latest 3 months ago
    by ShivaShankarM
  • Not Answered

    trimming a shape corner 0

    5216 views
    10 replies
    Latest 3 months ago
    by FalcomPeter
  • Answered

    Deleting Degassing Voids Using Skill - axlShapeEraseDegassingHole 0

    4470 views
    8 replies
    Latest 3 months ago
    by Hoangkhoipcb
  • Not Answered

    How to split a shape along a defined line? 0

    1282 views
    2 replies
    Latest 3 months ago
    by Kevin Earls
  • Discussion

    Including variables from a fil Locked

    3489 views
    5 replies
    Latest 3 months ago
    by AA202510057331
  • Discussion

    Genus synthesis | SystemVerilog in-code attribute assignment Locked

    3056 views
    1 reply
    Latest 3 months ago
    by MK20251020799
  • Discussion

    Date/time (or $system) in verilogA

    625 views
    2 replies
    Latest 3 months ago
    by leok
  • Discussion

    quantus parasitic extraction vs. SKY130 PDK

    2634 views
    2 replies
    Latest 4 months ago
    by Andrew Beckett
  • Discussion

    Quantus Error – Sky130 qrcTechFile not recognized as valid technology file

    1760 views
    1 reply
    Latest 4 months ago
    by Andrew Beckett
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information