• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Suggested Answer

    Combine Part Groups in Part manager? 0

    4955 views
    1 reply
    Latest over 2 years ago
    by steve
  • Answered

    ERROR(ORPSIM-16578): PSpice A/D Basics does not support TLine device. To simulate this device model, upgrade to a higher license. 0

    2584 views
    1 reply
    Latest over 2 years ago
    by oldmouldy
  • Discussion

    How do you manage large pin count parts?

    5719 views
    2 replies
    Latest over 2 years ago
    by shark0175
  • Discussion

    How to make the Option "Fig Groups" turn on when executing the Virtuoso Layout Locked

    2396 views
    2 replies
    Latest over 2 years ago
    by Jinhyung
  • Not Answered

    APD+ 22.1 on Linux Environment Abnormal Display 0

    8369 views
    4 replies
    Latest over 2 years ago
    by APDCloud
  • Discussion

    modelFile in Ocean script Locked

    6504 views
    2 replies
    Latest over 2 years ago
    by DavidLou
  • Discussion

    Undefined function - psf to convert psf into ASCII Locked

    1922 views
    2 replies
    Latest over 2 years ago
    by LMendolia
  • Discussion

    Allegro Procedures with inspectAR

    749 views
    0 replies
    Started over 2 years ago
    by DesignTech
  • Discussion

    Custom open Fault injection in ADE assembler 20.1 Locked

    8578 views
    5 replies
    Latest over 2 years ago
    by Andrew Beckett
  • Discussion

    ams dynamic para sim question Locked

    9010 views
    8 replies
    Latest over 2 years ago
    by chase123
  • Not Answered

    which autocad version is support cadence allegro 17.X version ? 0

    9847 views
    9 replies
    Latest over 2 years ago
    by TCHA
  • Discussion

    Extracting IPC 356 for specific layer pair is possible?

    6445 views
    2 replies
    Latest over 2 years ago
    by RagavanT
  • Discussion

    No buffers added in power domain, hold violation Locked

    8329 views
    3 replies
    Latest over 2 years ago
    by Krippkrupp
  • Discussion

    Should I Separate Analog vs. Digital Grounds in a PCB Design?

    11045 views
    4 replies
    Latest over 2 years ago
    by Robert Finley
  • Discussion

    PDK Plus startup error Locked

    5981 views
    0 replies
    Started over 2 years ago
    by KurtKimber1
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information