• Discussion

  Simulation startup is too slow Locked

  7319 views
  1 reply
  Latest over 2 years ago
  by ShawnLogan
• Discussion

  Attain layout vs schematic XL connectivity Locked

  7279 views
  2 replies
  Latest over 2 years ago
  by RobMan
• Discussion

  rexMatchp error when netlist Locked

  7278 views
  1 reply
  Latest over 2 years ago
  by Andrew Beckett
• Discussion

  Ramp signal generator in Verilog-A Locked

  10295 views
  1 reply
  Latest over 2 years ago
  by ShawnLogan
• Discussion

  Jaspergold -- Net does not have a driver Locked

  2822 views
  1 reply
  Latest over 2 years ago
  by ErikSeligman
• Answered

  Problem export .CGNS -> CAD format not yet supported in CGNS project +1

  1909 views
  1 reply
  Latest over 2 years ago
  by ms1007
• Suggested Answer

  Cadence version 17.2 vs 17.4 Support 0

  6526 views
  1 reply
  Latest over 2 years ago
  by rg13
• Answered

  What Is Returned from dbid->pins->startEnd 0

  2138 views
  3 replies
  Latest over 2 years ago
  by B Bruekers
• Discussion

  Post Trimming Simulation for Oscillator Circuit Locked

  11829 views
  8 replies
  Latest over 2 years ago
  by ShawnLogan
• Discussion

  How do you create functional block diagrams for schematic?

  5867 views
  0 replies
  Started over 2 years ago
  by DesignTech
• Discussion

  Unable to change sensitivity analysis method using SKILL code Locked

  7244 views
  3 replies
  Latest over 2 years ago
  by BenjaminQParker
• Discussion

  threat can be closed Locked

  7324 views
  2 replies
  Latest over 2 years ago
  by MLaabs
• Discussion

  bus values in corners Locked

  6887 views
  2 replies
  Latest over 2 years ago
  by greywanderer
• Not Answered

  Update and Replace Cache not working. Preventing me from merging two schematics. (17.2) 0

  5896 views
  1 reply
  Latest over 2 years ago
  by yugandhar
• Discussion

  OrCAD - Tip of the week: Defining default project settings in OrCAD Capture

  1442 views
  0 replies
  Started over 2 years ago
  by yugandhar