• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    Via conversion using leReplace command Locked

    7873 views
    3 replies
    Latest over 2 years ago
    by Andrew Beckett
  • Answered

    Problems with openLabs +1

    10376 views
    12 replies
    Latest over 2 years ago
    by sriluta
  • Discussion

    Special symbols available in PSpice Cont...

    5020 views
    0 replies
    Started over 2 years ago
    by DesignTech
  • Suggested Answer

    Coordinates of the ends of a CLine in SKILL 0

    3084 views
    1 reply
    Latest over 2 years ago
    by DavidJHutchins
  • Not Answered

    Convert Line to CLine: axlChangeLine2Cline 0

    2745 views
    1 reply
    Latest over 2 years ago
    by DavidJHutchins
  • Discussion

    issue with assembler running corner simulations Locked

    6680 views
    1 reply
    Latest over 2 years ago
    by Andrew Beckett
  • Discussion

    MakeCell Locked

    6911 views
    2 replies
    Latest over 2 years ago
    by Andrew Beckett
  • Discussion

    Innovus does not route net with non-default rule correctly Locked

    3147 views
    2 replies
    Latest over 2 years ago
    by FormerMember
  • Discussion

    Shape/Layer Modifiers in AWRDE

    1935 views
    0 replies
    Started over 2 years ago
    by SimTech
  • Discussion

    Cooling your Electronics Systems

    8343 views
    1 reply
    Latest over 2 years ago
    by SimTech
  • Discussion

    How to derive edge phase noise from Output Noise in sampled Pnoise simulation Locked

    17074 views
    11 replies
    Latest over 2 years ago
    by Frank Wiedmann
  • Discussion

    Allegro - Tip of the week: Changing active/alternate layers by using function keys

    2543 views
    0 replies
    Started over 2 years ago
    by PCBTech
  • Suggested Answer

    SPMHDB 238 & SPMHGE 7 when saving .dra files 0

    2083 views
    1 reply
    Latest over 2 years ago
    by steve
  • Suggested Answer

    DRC for shape minimum width 0

    7976 views
    2 replies
    Latest over 2 years ago
    by steve
  • Discussion

    Catch glitches on DC signal. Locked

    7093 views
    3 replies
    Latest over 2 years ago
    by ShawnLogan
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information