• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Answered

    How to add Refdes on PCB Editor? 0

    10529 views
    1 reply
    Latest over 3 years ago
    by mahimag
  • Discussion

    Sigrity – Tip of the Week: Using Auto-tip to view object information while hovering mouse

    7773 views
    1 reply
    Latest over 3 years ago
    by Anish701545
  • Suggested Answer

    Custom SKILL Program 0

    5067 views
    1 reply
    Latest over 3 years ago
    by DavidJHutchins
  • Discussion

    How to remove glitch from Asynchronous UVM TB? Locked

    10828 views
    1 reply
    Latest over 3 years ago
    by StephenH
  • Answered

    converting dra file to padstack +2

    11035 views
    3 replies
    Latest over 3 years ago
    by JuanCR
  • Discussion

    Boolean operations in Virtuoso Layout Editor Locked

    13669 views
    2 replies
    Latest over 3 years ago
    by shlomo34
  • Suggested Answer

    thieving pads 0

    14366 views
    9 replies
    Latest over 3 years ago
    by myil17
  • Discussion

    Allegro – Tip of the Week: Struggling to know if a symbol is FIXED or not?

    9531 views
    0 replies
    Started over 3 years ago
    by PCBTech
  • Discussion

    Problem to install the license manager with the FlexID

    22446 views
    3 replies
    Latest over 3 years ago
    by Gabob1457
  • Discussion

    making a BindKey for mark/unmark net Locked

    1538 views
    1 reply
    Latest over 3 years ago
    by Nplusdesign
  • Discussion

    Checking for LUP and HVESD on cell-level DRC run Locked

    15366 views
    3 replies
    Latest over 3 years ago
    by Andrew Beckett
  • Discussion

    Why to use Allegro System Capture – Unified Search

    8074 views
    0 replies
    Started over 3 years ago
    by DesignTech
  • Discussion

    Thermal and Stress Analysis of 3D-ICs with Celsius Thermal Solver

    12220 views
    0 replies
    Started over 3 years ago
    by SimTech
  • Discussion

    OrCAD - Tip of the Week: Find a signal in entire design

    2922 views
    0 replies
    Started over 3 years ago
    by DesignTech
  • Discussion

    multicore AMSD run Locked

    9002 views
    0 replies
    Started over 3 years ago
    by sv srini
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information