• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Suggested Answer

    How to use Allegro Skill language to check if the height of bottom components are more than 4mm and highlight them 0

    901 views
    6 replies
    Latest 17 days ago
    by SOT23
  • Answered

    Net Logic 0

    3078 views
    14 replies
    Latest 17 days ago
    by Hoangkhoipcb
  • Not Answered

    Schematic variant to replace an 0402 capacitor to an 0402 resistor 0

    225 views
    2 replies
    Latest 17 days ago
    by oldmouldy
  • Discussion

    Question about dynamic path behaviour, wimilar to DRD.

    697 views
    2 replies
    Latest 17 days ago
    by p94todorov
  • Answered

    Installing True Type Text Fonts and adding stroke text in Orcad X 25.1 0

    885 views
    3 replies
    Latest 18 days ago
    by Ulf K
  • Discussion

    What is the best PCB Editor Command?

    2134 views
    20 replies
    Latest 18 days ago
    by John T
  • Discussion

    Is it possible to create a register block that contain multiple register maps with reg_verifier?

    459 views
    0 replies
    Started 19 days ago
    by NH202509219257
  • Not Answered

    OrCAD Capture 24.1 crashes for a specific design 0

    346 views
    1 reply
    Latest 19 days ago
    by Jeet
  • Discussion

    ADE Assembler – managing a large number of output expressions (file-based approach?)

    695 views
    1 reply
    Latest 19 days ago
    by Andrew Beckett
  • Suggested Answer

    Two layer vs multi-layer: Working Layer via selection does not work when routing two layers? 0

    648 views
    2 replies
    Latest 19 days ago
    by Ulf K
  • Discussion

    load corners into assember

    711 views
    1 reply
    Latest 19 days ago
    by Andrew Beckett
  • Discussion

    SysCap – Tip of the Week: Allegro System Capture in Offline Mode

    4047 views
    3 replies
    Latest 20 days ago
    by DC202601267111
  • Discussion

    I'm using RHEL 8.10, and XCELIUM MAIN version 23.09_013 isn't working properly.

    370 views
    0 replies
    Started 20 days ago
    by CH20260126886
  • Discussion

    FAQ about Net resistance in APD+ and Allegro

    375 views
    0 replies
    Started 20 days ago
    by JuanCR
  • Discussion

    Specification for Digital Bus Value

    443 views
    0 replies
    Started 20 days ago
    by Kevin T Buck
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information