• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    How to magnify a board on a film view Locked

    16024 views
    4 replies
    Latest over 4 years ago
    by Neil mustafa
  • Discussion

    Text variables Locked

    18066 views
    5 replies
    Latest over 4 years ago
    by excellon1
  • Discussion

    Verilog A ADC design Locked

    31270 views
    9 replies
    Latest over 4 years ago
    by FormerMember
  • Discussion

    What is the Assembler equivalent of loading save output state in ADEXL? Locked

    11265 views
    4 replies
    Latest over 4 years ago
    by BillH314
  • Discussion

    How to transfer custom title block from Orcad Capture to PCB Editor Locked

    26011 views
    10 replies
    Latest over 4 years ago
    by Neil mustafa
  • Discussion

    Genus: Problem with long module name due to parameter types Locked

    15291 views
    1 reply
    Latest over 4 years ago
    by pkarl
  • Discussion

    how to get time range of each waveform file? Locked

    13785 views
    3 replies
    Latest over 4 years ago
    by galenxiao
  • Discussion

    Strange sharp rise/fall in stb phase plot Locked

    3223 views
    4 replies
    Latest over 4 years ago
    by SpiceMonkey
  • Discussion

    Allegro PCB Design Link issue Locked

    14025 views
    2 replies
    Latest over 4 years ago
    by ichliebedich
  • Discussion

    How to move custom_menu items to pre-existing menu items Locked

    9790 views
    1 reply
    Latest over 4 years ago
    by Andrew Beckett
  • Discussion

    How to create and add submenu options in virtuoso window Locked

    13801 views
    5 replies
    Latest over 4 years ago
    by saurabh96
  • Discussion

    The default location of orCAD Capture library Pin Number is incorrect Locked

    12534 views
    2 replies
    Latest over 4 years ago
    by JON123
  • Discussion

    17.4 Design Sync Fails without providing errors Locked

    20686 views
    8 replies
    Latest over 4 years ago
    by DDPCB
  • Discussion

    Saving more parameters of MOSFET during transient simulation Locked

    11381 views
    2 replies
    Latest over 4 years ago
    by dragank
  • Discussion

    Transient plot of broken asserts Locked

    9633 views
    2 replies
    Latest over 4 years ago
    by dragank
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information