• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    Schematic net highlighting control Locked

    18587 views
    2 replies
    Latest over 5 years ago
    by CADcasualty
  • Discussion

    (Multi-modulus) divider phase noise simulation Locked

    13592 views
    0 replies
    Started over 5 years ago
    by Nikos21
  • Discussion

    Will RHEL 8 work with IC6.1.8 Locked

    15103 views
    1 reply
    Latest over 5 years ago
    by Quek
  • Discussion

    Differential Pair Measurement Locked

    12947 views
    4 replies
    Latest over 5 years ago
    by KenKim
  • Discussion

    Schematic to PCB sync - attribute changes Locked

    816 views
    0 replies
    Started over 5 years ago
    by Krissn
  • Discussion

    Copper Area Report in 17.2

    15062 views
    6 replies
    Latest over 5 years ago
    by Tyler
  • Not Answered

    Integrate PSpice netlist into Capture schematic 0

    15390 views
    3 replies
    Latest over 5 years ago
    by NICHKKO
  • Discussion

    Increasing metal width of entire net in cadence layout Locked

    13598 views
    2 replies
    Latest over 5 years ago
    by LakshmanQual
  • Discussion

    Problems with: drLoadDrf("~/GHzT/display.drf" nil) Locked

    10373 views
    5 replies
    Latest over 5 years ago
    by Domax
  • Discussion

    Changing Monte Carlo Seed automatically Locked

    16828 views
    7 replies
    Latest over 5 years ago
    by FormerMember
  • Discussion

    how can I used skill to count unconnect (with NO_RAT)

    10937 views
    2 replies
    Latest over 5 years ago
    by RobertWu
  • Discussion

    17.4 HF 11 Dialog windows not opening.

    13287 views
    2 replies
    Latest over 5 years ago
    by Mason T
  • Discussion

    ADE Assembler evaulates expression prior to simulating - long wait Locked

    3189 views
    4 replies
    Latest over 5 years ago
    by FormerMember
  • Discussion

    Public .dsn/.brd files Locked

    12351 views
    1 reply
    Latest over 5 years ago
    by steve
  • Discussion

    Simulate Variable Capacitor Locked

    15140 views
    2 replies
    Latest over 5 years ago
    by KenKim
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information