• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    Netlist property syntax warnings after back annotation, then netlist re-import Locked

    13566 views
    1 reply
    Latest over 5 years ago
    by AvengerThanos
  • Discussion

    SKILL function not available Locked

    14392 views
    2 replies
    Latest over 5 years ago
    by mbracht
  • Discussion

    CLASS IO - what is practical use Locked

    1306 views
    0 replies
    Started over 5 years ago
    by Krissn
  • Discussion

    How to add PSpice model to CIS component? Locked

    53986 views
    5 replies
    Latest over 5 years ago
    by digital1
  • Discussion

    usage of SKILLIDE on a bug in measurement running in Explorer Locked

    13403 views
    1 reply
    Latest over 5 years ago
    by Andrew Beckett
  • Discussion

    User-defined Assertion Coverage in Incisive Enterprise Verifier for formal verification Locked

    13679 views
    0 replies
    Started over 5 years ago
    by Archana P
  • Discussion

    Can Cadence Incisive Enterprise Verifier be used for functional verification? Locked

    17012 views
    2 replies
    Latest over 5 years ago
    by Archana P
  • Discussion

    DCop inconsistency Locked

    18029 views
    10 replies
    Latest over 5 years ago
    by Andrew Beckett
  • Discussion

    logical AND of two shapes using skill

    9765 views
    1 reply
    Latest over 5 years ago
    by HighFive
  • Discussion

    Can we use design variables inside the name of output expressions in Assembler? Locked

    13850 views
    1 reply
    Latest over 5 years ago
    by Andrew Beckett
  • Discussion

    Discontinuity on DC Temperature Sweep for low temperature Locked

    17853 views
    8 replies
    Latest over 5 years ago
    by Andrew Beckett
  • Discussion

    Strange phase-noise plot in PSS Locked

    16386 views
    3 replies
    Latest over 5 years ago
    by Tawna
  • Discussion

    Routing Differential pairs Locked

    19212 views
    2 replies
    Latest over 5 years ago
    by steve
  • Discussion

    new device CLASSes ? in capture. Locked

    14273 views
    4 replies
    Latest over 5 years ago
    by cdlep
  • Discussion

    How can I make AXIEM use more than 8 CPU cores? Locked

    11599 views
    4 replies
    Latest over 5 years ago
    by FormerMember
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information