• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    GNT library for Virtuoso Locked

    14684 views
    3 replies
    Latest over 5 years ago
    by Frank Wiedmann
  • Discussion

    Package to package spacing error

    16019 views
    2 replies
    Latest over 5 years ago
    by steve
  • Not Answered

    Place/Add component thru Search provider download... hanging 0

    3145 views
    2 replies
    Latest over 5 years ago
    by steve
  • Discussion

    How to map a docked form to layout/schematic? Locked

    2929 views
    2 replies
    Latest over 5 years ago
    by gopalk07
  • Discussion

    Disable specific instances or nets within a subcell of a testbench Locked

    9889 views
    4 replies
    Latest over 5 years ago
    by Andrew Beckett
  • Discussion

    alter option Locked

    17735 views
    6 replies
    Latest over 5 years ago
    by KOTB
  • Discussion

    Using $table_model in verilogA for finding current for a given temperature Locked

    14813 views
    2 replies
    Latest over 5 years ago
    by RFStuff
  • Not Answered

    Start Page in capture 17.4 0

    15060 views
    2 replies
    Latest over 5 years ago
    by robin2
  • Discussion

    Can Liberate take encrypted spice netlist Locked

    14776 views
    2 replies
    Latest over 5 years ago
    by Guangjun Cao
  • Not Answered

    Nets and Symbols Immovable in Capture 16 0

    14558 views
    5 replies
    Latest over 5 years ago
    by robin2
  • Discussion

    staircase function Locked

    18711 views
    1 reply
    Latest over 5 years ago
    by Andrew Beckett
  • Discussion

    SNDR implementation in matlab Locked

    14119 views
    1 reply
    Latest over 5 years ago
    by Andrew Beckett
  • Discussion

    Chop only section of the MPP lines Locked

    16927 views
    6 replies
    Latest over 5 years ago
    by Andrew Beckett
  • Discussion

    Failed to create netlist when simulating extracted view Locked

    34568 views
    5 replies
    Latest over 5 years ago
    by Andrew Beckett
  • Discussion

    How can I hide cell name of components in schematic? Locked

    17809 views
    4 replies
    Latest over 5 years ago
    by BaaB
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information