• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    How to determine if there is a given layer in a specific area in layout Locked

    17327 views
    4 replies
    Latest over 5 years ago
    by RodrigoPeres
  • Discussion

    Porting design from one foundry to the other Locked

    16130 views
    4 replies
    Latest over 5 years ago
    by sidm
  • Discussion

    DRC checks for covers Locked

    13316 views
    1 reply
    Latest over 5 years ago
    by RFinley
  • Discussion

    dbConcatTransform calculation error Locked

    15551 views
    2 replies
    Latest over 5 years ago
    by NickA
  • Discussion

    Blind And Buried Via Overlap

    15355 views
    2 replies
    Latest over 5 years ago
    by Lock2002
  • Discussion

    Display iPar()/expression evaluated value Locked

    2931 views
    2 replies
    Latest over 5 years ago
    by noramirkh
  • Discussion

    IBIS AMI in Spectre? Locked

    14407 views
    2 replies
    Latest over 5 years ago
    by RobinC
  • Discussion

    search providers not working

    17226 views
    2 replies
    Latest over 5 years ago
    by digital1
  • Discussion

    Cadence Voltus - multiple power pins -setting name and voltages Locked

    2330 views
    0 replies
    Started over 5 years ago
    by Varun M J
  • Discussion

    CDL Import to merge bus bits Locked

    14263 views
    2 replies
    Latest over 5 years ago
    by noramirkh
  • Discussion

    INNOVUS - write_lef_abstract -design_boundary Option Locked

    2806 views
    0 replies
    Started over 5 years ago
    by Alen Duvnjak
  • Discussion

    Regular Mistake Categories for BGA PCB Soldering Joints

    13733 views
    0 replies
    Started over 5 years ago
    by MOKOPCB
  • Discussion

    In a tran sim, first sim subset of schematic then sim whole schematic Locked

    14930 views
    5 replies
    Latest over 5 years ago
    by FormerMember
  • Discussion

    Extracting LEF Hierarchically in Innovus Locked

    15289 views
    0 replies
    Started over 5 years ago
    by Alen Duvnjak
  • Discussion

    OrCAD EDM vault and key requirements for a team Locked

    14615 views
    1 reply
    Latest over 5 years ago
    by steve
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information