• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    DSPF file disregard in extracted simulation Locked

    22894 views
    7 replies
    Latest over 5 years ago
    by ZoltanT
  • Discussion

    constraint manager setup question

    13138 views
    3 replies
    Latest over 5 years ago
    by markt757
  • Discussion

    how to setup customized rules file to simulation a circuit with 2 level of voltage 1.8v and 3.3v ? Locked

    14210 views
    1 reply
    Latest over 5 years ago
    by Andrew Beckett
  • Discussion

    how to create pin(pinname<1:10>) using skill scripting. Locked

    9872 views
    15 replies
    Latest over 5 years ago
    by Andrew Beckett
  • Discussion

    VCOs with Arbitrary Phase Noise Profile Locked

    14325 views
    1 reply
    Latest over 5 years ago
    by Andrew Beckett
  • Discussion

    Which version of FPGA system planner includes the VU19P-FSVA3824 ? Locked

    12318 views
    0 replies
    Started over 5 years ago
    by sunny000
  • Discussion

    Compare two LEF files Locked

    15701 views
    4 replies
    Latest over 5 years ago
    by Sherl
  • Discussion

    cadence ADE EXPLORER vs MAESTRO Locked

    27782 views
    8 replies
    Latest over 5 years ago
    by robert 21
  • Discussion

    How to properly shutdown virtuoso? Locked

    17684 views
    4 replies
    Latest over 5 years ago
    by chaujohnthan
  • Discussion

    Movable separator for custom design tools Locked

    12912 views
    1 reply
    Latest over 5 years ago
    by Andrew Beckett
  • Discussion

    Spectre: is it possible to specify initial conditions for DSPF blocks? Locked

    14953 views
    2 replies
    Latest over 5 years ago
    by dontpanic
  • Discussion

    How to get the current selected corner in ADEXL in Detail-Transpose mode. Locked

    15101 views
    6 replies
    Latest over 5 years ago
    by hxall
  • Discussion

    Determining the sings for the DC Operating Points in ADE XL Locked

    13778 views
    2 replies
    Latest over 5 years ago
    by wgtkan
  • Discussion

    ways of finding the corner files in my technology Locked

    13643 views
    2 replies
    Latest over 5 years ago
    by robert 21
  • Discussion

    Global net name mapping for spectre netlist Locked

    14821 views
    2 replies
    Latest over 5 years ago
    by Amar Kumar
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information