• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Blogs
  2. SoC and IP
  • SoC and IP Blogs

    Never miss a story from SoC and IP. Subscribe for in-depth analysis and articles.

    Subscribe by email
  • More
  • Cancel
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Featured

Powering Scale Up and Scale Out with 224G SerDes for UALink and Ultra Ethernet

As AI workloads grow in scale and complexity, networks are challenged to keep up…

Sheryl G
Sheryl G 7 Oct 2025 • 3 min read
Design IP , featured , 224G-LR , 224G SerDes , UALink

The Next-Generation UCIe IP Subsystem for Advanced Package Designs

With the rapidly increasing connectivity demands driven by AI/ML and HPC/data center…

MBhatnagar
MBhatnagar 22 Sep 2025 • 3 min read
ucie , Design IP , featured , TSMC , die-to-die

Arm Zena CSS – Accelerating Chiplet-Based SoC Design for AI-Defined Vehicles

Cadence is collaborating with Arm on their groundbreaking first-generation compute…

Robert
Robert 4 Jun 2025 • 6 min read
virtual prototyping , ucie , featured , chiplet , virtual platform
SoC and IP

Latest blogs

Cadence PCIe Solutions: Configurable, Compliant, and Low Power

Cadence was the first IP provider to bring PCIe Gen3 Controllers to the market. Since…

Arif Khan 29 Jul 2014 • 1 min read
PCIe controller , PCIe IP , PCIe low power , PCIe , PCIe PHY

Ethernet in Cars - The Next Big Thing for Ethernet

Ethernet is coming to cars. Cars now have rear-view cameras and infotainment systems…

ArthurM 16 Jul 2014 • 2 min read
CDNLive , Automotive Ethernet , automotive electronics , broadcom , Ethernet , Ethernet PHYs

IP at DAC? You Bet!

This year, the Design Automation Conference (June 1-5 in San Francisco) has put a…

PaulaJones 22 May 2014 • 1 min read
Verification IP , Design IP , VIP , DAC2014

400G Task Force, 100G Backplane Project and Other Highlights from IEEE 802.3 Ethernet…

Here is another report from an IEEE 802.3 Ethernet standards meeting, this time held…

ArthurM 19 May 2014 • 2 min read
25G Ethernet , Ethernet standards , Automotive Ethernet , IEEE 802.3 , 100G backplane , 400G

Don’t Miss Embedded Vision Summit West on May 29

Embedded Vision Summit West 2014 on May 29 at the Santa Clara Convention Center provides…

PaulaJones 7 May 2014 • less than a min read
Embedded Vision Summit , video , google , Facebook , Tensilica , vision , embedded vision technology , imaging

RealTek Shows New HiFi-based Codec with Software from Sensory and ForteMedia

Watch these demonstrations of RealTek's new ALC5677 audio codec - which uses HiFi…

PaulaJones 10 Mar 2014 • less than a min read
voice recognition , audio , Sensory , microphone , HiFi , Tensilica , ForteMedia , always-on , RealTek

MIPI Protocols—Making Mobile Happen at MWC

MIPI protocols are expected to ship in over 4 billion mobile devices this year. That…

PaulaJones 3 Mar 2014 • less than a min read
controller IP , Verification IP , Design IP , IP , MIPI Alliance , PHY , BIF , Slimbus , VIP , MIPI , CSI , MWC , semiconductor IP , M-PHY

Android Audio Offload Explained at Mobile World Congress

Want to lower power in your next Android TM device? Look to the industry's first…

PaulaJones 3 Mar 2014 • less than a min read

My Love-Hate Relationship with Mobile World Congress

My friends are jealous. I get an all-expense-paid trip to Barcelona, Spain to see…

PaulaJones 5 Feb 2014 • 1 min read
Design IP , MIPI , Mobile World Congress , MWC , Tensilica

Latest Developments in Ethernet Standards

Cadence is committed to supplying Ethernet silicon and verification IP to help its…

ArthurM 3 Feb 2014 • 3 min read
Ethernet standards , IEEE 802.3 , Ethernet , Marris , 802.3bj

Great Progress with Ethernet Standards Development

The IEEE 802 local area networking standards committee held its plenary meeting in…

ArthurM 2 Dec 2013 • 2 min read
controller IP , Verification IP , PoDL , 802.3bp , Design IP , IP , cadence , 802.3bs , PHY , 400Gpbs , 40Gbps , Automotive Ethernet , 802.3bt , 802.3bq , 802.3br , 100Gbps , 802.3bu , IEEE 802.3 , Ethernet , 802.3bm , Marris , 802.3bj , semiconductor IP , Ethernet PHYs , Power over Data Lines , Power over Ethernet

TSMC 28HPM – Sweet Spot for Today’s Mobile SoCs

Mobile is the only business besides PCs where actual SoCs get a lot of visibility…

Jacek Duda 2 Oct 2013 • 2 min read
cadence , Jacek Duda , MIPI , M-PCIe , USB , future of IP , USB3.0 , Qualcomm , SuperSpeed USB Inter-Chip , SSIC , 2013

Automotive Ethernet Interest Soars at Industry Events

I attended two consecutive automotive Ethernet events near Stuttgart last week. Judging…

ArthurM 1 Oct 2013 • 2 min read
controller IP , 802.3bp , Design IP , cadence , controller , OPEN Alliance , Automotive Ethernet , IEEE 802.3 , broadcom , Ethernet , Marris , Ethernet PHYs , BMW

Intel Developer Forum (IDF13): A "Look Inside" the Technology Showcase

The recent Intel Developer Forum 2013 in San Francisco was notable for the sheer…

Arif Khan 23 Sep 2013 • 3 min read
Intel , IDF13 , Design IP , IP , Rajkumar Chandrashekhar , Gen3 , cadence , Intel Developer Forum , MIPI , M-PCIe , Arif Khan , MPCIe , Mahesh Wagh , PCIe , interoperability , PCI Express

IEEE 802.3 -- Standardizing the Next Generation of Ethernet PHYs

I attended the IEEE 802.3 standards meeting in York, England recently. Over 200 people…

ArthurM 19 Sep 2013 • 1 min read
Design IP , 802.3bs , PHY , 400Gpbs , 40Gbps , Automotive Ethernet , 100Gbps , IEEE 802.3 , Ethernet , Marris , semiconductor IP , Ethernet PHYs , data centers

M-PCIe—The New Big Thing from MIPI Alliance and PCI-SIG

If you’re reading this, you must have heard about the M-PCIe specification that has…

Jacek Duda 9 Jul 2013 • 3 min read
controller IP , Intel , PCI Developers Conference , Design IP , IP , MIPI Alliance , cadence , Jacek Duda , controller , PHY , MIPI , M-PCIe , Arif Khan , SoC , Warsaw , future of IP , semiconductor IP , SoC Realization , PCI , M-PHY , PCI-SIG , 2013

Cadence First to Demo Complete M-PCIe PHY and Controller Solution at MIPI and PCI…

One of the hottest (or should I say coolest – because low power is so important)…

Arif Khan 27 Jun 2013 • 3 min read
Intel , PCI Developers Conference , Design IP , IP , Gen3 , cadence , LeCroy , controller , PHY , DevCon , MIPI , M-PCIe , PMC , Arif Khan , PCIe , semiconductor IP , PCI , PCI Express , M-PHY , 2013

MIPI Alliance Meeting Reflects the Rapid Growth of the Mobile Market

Let me start this entry on a bit of a personal note. As a Pole, I was very happy…

Jacek Duda 24 Jun 2013 • 3 min read
controller IP , Design IP , IP , MIPI Alliance , D-PHY , Jacek Duda , BIF , Slimbus , IP integration , MIPI , CSI , Rick Wietfeldt , USB-IF , DSI , SoC , broadcom , Warsaw , future of IP , Evatronix , Qualcomm , SoC Realization , PCI Express , M-PHY , PCI-SIG

Cadence Video Demonstrates PCIe Gen3 IP Silicon Performance

It is not often that an IP provider gets to showcase their IP performance in a real…

ashwinmatta 6 Aug 2012 • 1 min read
controller IP , Design IP , IP , PCI Express 3.0 , Gen3 , video , Matta , storage , SAS RAID , PCIe , PCIe Gen3 , PCI Express Gen3 , PCI Express

Martin Lund on the Future of IP (Video Interview)

As SoC complexity continues to rise, more IP is being utilized, and the quality and…

archive 13 Jun 2012 • less than a min read
IP , Martin Lund , video , IP integration , Lund , Live Stream , future of IP , EE Times

Video, Part 2: Cadence Demonstrates PCIe Gen3 Advanced Features

Welcome back for Part 2 of a two-part PCI-SIG video demo featuring Cadence’s PCI…

archive 3 Aug 2011 • 1 min read
controller IP , Design IP , IP , PCI Express 3.0 , Gen3 , video , PCIe , PCIe Gen3 , SR-IOV , PCI Express

Video: Cadence Demonstrates PCIe Gen3 Silicon at PCI-SIG Dev-Con (SAS RAID Controller…

This video is part one of a two-part series demonstrating the Cadence PCI Express…

archive 28 Jul 2011 • less than a min read
Design IP , IP , Gen3 , video , PIPE , SAS RAID , PCIe , PCI Express Gen3 , PCI , PCI Express , PCI-SIG

Cadence Demonstrates PCI Express 3.0 Controller IP in Customer Silicon

At the June 2011 PCI-SIG Developer's Conference, Cadence demonstrated Cadence Design…

archive 30 Jun 2011 • less than a min read
controller IP , Design IP , PCI Express 3.0 , Gen3 , PIPE , PCI , PCI-SIG

New Memory Technologies, New Possibilities

As a complete gadget geek, it’s always exciting to play with the latest technological…

archive 11 Apr 2011 • 1 min read
controller IP , Design IP , IP , Memory , DDR4 , wide i/o , SoC , storage , Denali , DDR , SoC Realization , Wide-IO

The 3D SSD

You need three things from a solid-state disk (SSD): speed, capacity, and reliability…

archive 29 Nov 2010 • 1 min read

STT-MRAM -- from Seagate???

On June 12, 1989, I flew to Minnesota from Denver, Colorado, picked up a rental car…

archive 5 Nov 2010 • 2 min read

Apple boots HDD--completely out of the new MacBook Air notebooks. SSD is the only…

Claiming that the move unifies Apple’s product line, Steve Jobs yesterday announced…

archive 21 Oct 2010 • less than a min read

Angelbird Ltd. Introduces “Wings,” a low-cost PCIe SSD for PCs. $239 for 16 Gbyt…

Stop me if you’ve heard this one. The fastest way to get high performance from an…

archive 19 Oct 2010 • less than a min read
<>
Blog - Title

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information