• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Blogs
  2. SoC and IP
  • SoC and IP Blogs

    Never miss a story from SoC and IP. Subscribe for in-depth analysis and articles.

    Subscribe by email
  • More
  • Cancel
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Featured

Accelerating Chiplet Innovation with a New Partner Ecosystem

The semiconductor industry is currently undergoing a massive shift. As we push the…

Mick Posner
Mick Posner 4 Mar 2026 • 4 min read
IP , featured , chiplets , physical ai , OCP FCSA

The Memory Imperative for Next-Generation AI Accelerator SoCs

The tremendous growth in large language model (LLM) size corresponds with an equally…

Subash Peddu
Subash Peddu 17 Feb 2026 • 4 min read
featured , HBM , SoC , AI

Scale-Up and Scale-Out IP for Optical Interconnect for Accelerated Computing

Optical connectivity is foundational to modern data centers, enabling high-bandwidth…

HW202512191014
HW202512191014 6 Feb 2026 • 4 min read
featured , AI data center , AI factory , Data Center architecture
SoC and IP
Latest blogs

Latest Developments in Ethernet Standards

Cadence is committed to supplying Ethernet silicon and verification IP to help its…

ArthurM 3 Feb 2014 • 3 min read
Ethernet standards , IEEE 802.3 , Ethernet , Marris , 802.3bj

Great Progress with Ethernet Standards Development

The IEEE 802 local area networking standards committee held its plenary meeting in…

ArthurM 2 Dec 2013 • 2 min read
controller IP , Verification IP , PoDL , 802.3bp , Design IP , IP , cadence , 802.3bs , PHY , 400Gpbs , 40Gbps , Automotive Ethernet , 802.3bt , 802.3bq , 802.3br , 100Gbps , 802.3bu , IEEE 802.3 , Ethernet , 802.3bm , Marris , 802.3bj , semiconductor IP , Ethernet PHYs , Power over Data Lines , Power over Ethernet

TSMC 28HPM – Sweet Spot for Today’s Mobile SoCs

Mobile is the only business besides PCs where actual SoCs get a lot of visibility…

Jacek Duda 2 Oct 2013 • 2 min read
cadence , Jacek Duda , MIPI , M-PCIe , USB , future of IP , USB3.0 , Qualcomm , SuperSpeed USB Inter-Chip , SSIC , 2013

Automotive Ethernet Interest Soars at Industry Events

I attended two consecutive automotive Ethernet events near Stuttgart last week. Judging…

ArthurM 1 Oct 2013 • 2 min read
controller IP , 802.3bp , Design IP , cadence , controller , OPEN Alliance , Automotive Ethernet , IEEE 802.3 , broadcom , Ethernet , Marris , Ethernet PHYs , BMW

Intel Developer Forum (IDF13): A "Look Inside" the Technology Showcase

The recent Intel Developer Forum 2013 in San Francisco was notable for the sheer…

Arif Khan 23 Sep 2013 • 3 min read
Intel , IDF13 , Design IP , IP , Rajkumar Chandrashekhar , Gen3 , cadence , Intel Developer Forum , MIPI , M-PCIe , Arif Khan , MPCIe , Mahesh Wagh , PCIe , interoperability , PCI Express

IEEE 802.3 -- Standardizing the Next Generation of Ethernet PHYs

I attended the IEEE 802.3 standards meeting in York, England recently. Over 200 people…

ArthurM 19 Sep 2013 • 1 min read
Design IP , 802.3bs , PHY , 400Gpbs , 40Gbps , Automotive Ethernet , 100Gbps , IEEE 802.3 , Ethernet , Marris , semiconductor IP , Ethernet PHYs , data centers

M-PCIe—The New Big Thing from MIPI Alliance and PCI-SIG

If you’re reading this, you must have heard about the M-PCIe specification that has…

Jacek Duda 9 Jul 2013 • 3 min read
controller IP , Intel , PCI Developers Conference , Design IP , IP , MIPI Alliance , cadence , Jacek Duda , controller , PHY , MIPI , M-PCIe , Arif Khan , SoC , Warsaw , future of IP , semiconductor IP , SoC Realization , PCI , M-PHY , PCI-SIG , 2013

Cadence First to Demo Complete M-PCIe PHY and Controller Solution at MIPI and PCI…

One of the hottest (or should I say coolest – because low power is so important)…

Arif Khan 27 Jun 2013 • 3 min read
Intel , PCI Developers Conference , Design IP , IP , Gen3 , cadence , LeCroy , controller , PHY , DevCon , MIPI , M-PCIe , PMC , Arif Khan , PCIe , semiconductor IP , PCI , PCI Express , M-PHY , 2013

MIPI Alliance Meeting Reflects the Rapid Growth of the Mobile Market

Let me start this entry on a bit of a personal note. As a Pole, I was very happy…

Jacek Duda 24 Jun 2013 • 3 min read
controller IP , Design IP , IP , MIPI Alliance , D-PHY , Jacek Duda , BIF , Slimbus , IP integration , MIPI , CSI , Rick Wietfeldt , USB-IF , DSI , SoC , broadcom , Warsaw , future of IP , Evatronix , Qualcomm , SoC Realization , PCI Express , M-PHY , PCI-SIG

Cadence Video Demonstrates PCIe Gen3 IP Silicon Performance

It is not often that an IP provider gets to showcase their IP performance in a real…

ashwinmatta 6 Aug 2012 • 1 min read
controller IP , Design IP , IP , PCI Express 3.0 , Gen3 , video , Matta , storage , SAS RAID , PCIe , PCIe Gen3 , PCI Express Gen3 , PCI Express

Martin Lund on the Future of IP (Video Interview)

As SoC complexity continues to rise, more IP is being utilized, and the quality and…

archive 13 Jun 2012 • less than a min read
IP , Martin Lund , video , IP integration , Lund , Live Stream , future of IP , EE Times

Video, Part 2: Cadence Demonstrates PCIe Gen3 Advanced Features

Welcome back for Part 2 of a two-part PCI-SIG video demo featuring Cadence’s PCI…

archive 3 Aug 2011 • 1 min read
controller IP , Design IP , IP , PCI Express 3.0 , Gen3 , video , PCIe , PCIe Gen3 , SR-IOV , PCI Express

Video: Cadence Demonstrates PCIe Gen3 Silicon at PCI-SIG Dev-Con (SAS RAID Controller…

This video is part one of a two-part series demonstrating the Cadence PCI Express…

archive 28 Jul 2011 • less than a min read
Design IP , IP , Gen3 , video , PIPE , SAS RAID , PCIe , PCI Express Gen3 , PCI , PCI Express , PCI-SIG

Cadence Demonstrates PCI Express 3.0 Controller IP in Customer Silicon

At the June 2011 PCI-SIG Developer's Conference, Cadence demonstrated Cadence Design…

archive 30 Jun 2011 • less than a min read
controller IP , Design IP , PCI Express 3.0 , Gen3 , PIPE , PCI , PCI-SIG

New Memory Technologies, New Possibilities

As a complete gadget geek, it’s always exciting to play with the latest technological…

archive 11 Apr 2011 • 1 min read
controller IP , Design IP , IP , Memory , DDR4 , wide i/o , SoC , storage , Denali , DDR , SoC Realization , Wide-IO

The 3D SSD

You need three things from a solid-state disk (SSD): speed, capacity, and reliability…

archive 29 Nov 2010 • 1 min read

STT-MRAM -- from Seagate???

On June 12, 1989, I flew to Minnesota from Denver, Colorado, picked up a rental car…

archive 5 Nov 2010 • 2 min read

Apple boots HDD--completely out of the new MacBook Air notebooks. SSD is the only…

Claiming that the move unifies Apple’s product line, Steve Jobs yesterday announced…

archive 21 Oct 2010 • less than a min read

Angelbird Ltd. Introduces “Wings,” a low-cost PCIe SSD for PCs. $239 for 16 Gbyt…

Stop me if you’ve heard this one. The fastest way to get high performance from an…

archive 19 Oct 2010 • less than a min read

Hitachi-LG Data Storage fixes optical drive with SSD assist to use one SATA port

Hitachi-LG Data Storage has updated the hybrid optical/SSD drive it announced earlier…

archive 18 Oct 2010 • less than a min read

Made in South Korea: Graphene memristor memory cells on a flexible plastic subst…

IEEE Spectrum has just reported on the successful fabrication of graphene-based memory…

archive 14 Oct 2010 • 1 min read

Brian Fuller @EETimes: Renesas to put MRAM in 90nm microcontrollers by 2013

EETimes’ Brian Fuller is blogging live from the Renesas DevCon down in southern California…

archive 13 Oct 2010 • 1 min read

Sandforce Enterprise-Class SSD 2500/2600 processors deliver double performance

SandForce has just announced a new enterprise-class SF-2000 SSD processor family…

archive 11 Oct 2010 • less than a min read

Anandtech reports that Intel’s new SSDs that incorporate 25nm Flash will have 4x…

This blog previously reported that Intel will be rolling out new versions of its…

archive 7 Oct 2010 • less than a min read

Renesas introduces new 1.1Gbit low-latency DDR DRAM (LLDRAM) for networking apps

Renesas has introduced a new 1.1Gbit, low-latency DDR DRAM (LLDRAM) primarily for…

archive 4 Oct 2010 • 1 min read

OCZ invents proprietary 20Gbps link for SSDs, snubbing SAS, SATA, and PCIe

Yesterday, OCZ released a curious statement saying that it was unveiling a proprietary…

archive 30 Sep 2010 • less than a min read

Elpida announces 30nm, low-voltage, low-power, 2Gbit DDR3 SDRAM with TSV (through…

The headline pretty much says it all. Memory vendor Elpida hit all the DRAM high…

archive 30 Sep 2010 • 1 min read

LSI Corp to host IC innovation conference and technology showcase in Milpitas next…

On October 5 through 7, LSI Corp will be hosting a conference and technology showcase…

archive 29 Sep 2010 • 1 min read
<>
Blog - Title

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information