• Discussion

  Layout and LVS of a non-standard device! Locked

  15838 views
  3 replies
  Latest over 16 years ago
  by Andrew Beckett
• Discussion

  Verilog, System Verilog and SystemC Locked

  18274 views
  3 replies
  Latest over 16 years ago
  by mstellfox
• Discussion

  Cut Guard Ring - TTB Locked

  658 views
  0 replies
  Started over 16 years ago
  by kashvi
• Discussion

  Valid layers vs. normal layers using SKILL Locked

  16209 views
  2 replies
  Latest over 16 years ago
  by ToMWUT
• Discussion

  Allegro's Capture hijacked my keyboard and mouse? Locked

  1240 views
  3 replies
  Latest over 16 years ago
  by Ejlersen
• Discussion

  Import a Symbol Locked

  15786 views
  1 reply
  Latest over 16 years ago
  by redwire
• Discussion

  Questions Regarding the Virtuoso XL Layout Locked

  14645 views
  3 replies
  Latest over 16 years ago
  by Vabzter
• Discussion

  How do I connect an instiantiated library clock gating cell to scan chains? Locked

  15590 views
  1 reply
  Latest over 16 years ago
  by Henry Wang
• Discussion

  MOS area and perimeter are not calculated from parametrized w and l Locked

  15566 views
  3 replies
  Latest over 16 years ago
  by Andrew Beckett
• Discussion

  Online DRC switch Locked

  15647 views
  4 replies
  Latest over 16 years ago
  by Andrew Beckett
• Discussion

  Does anybody know how to build my own PDK ? Locked

  17160 views
  4 replies
  Latest over 16 years ago
  by alexyu
• Discussion

  writing/reading to the Windows Registry

  1720 views
  5 replies
  Latest over 16 years ago
  by eDave
• Discussion

  Cannot view output log in ADE GXL during simulation Locked

  17894 views
  6 replies
  Latest over 16 years ago
  by Grover
• Discussion

  behavioral VHDL description to Cadence Schematic Locked

  14875 views
  2 replies
  Latest over 16 years ago
  by Andrew Beckett
• Discussion

  Top level pins and Label info. Locked

  14282 views
  1 reply
  Latest over 16 years ago
  by Andrew Beckett