• Discussion

  skill to rename nets Locked

  14287 views
  1 reply
  Latest over 16 years ago
  by Andrew Beckett
• Discussion

  Configuring Cadence Locked

  17193 views
  3 replies
  Latest over 16 years ago
  by tester
• Discussion

  Need help with uni-directional routing in Encounter ! Locked

  13725 views
  1 reply
  Latest over 16 years ago
  by Andrew Beckett
• Discussion

  How to get inherited pin names and modify the properties Locked

  14267 views
  2 replies
  Latest over 16 years ago
  by Andrew Beckett
• Discussion

  Problem with Simulating Design using Spectre Locked

  24605 views
  13 replies
  Latest over 16 years ago
  by govilv
• Discussion

  ncshell : sytemc to verilog Locked

  13810 views
  1 reply
  Latest over 16 years ago
  by sedehigmail
• Discussion

  PSF, current probe, and Gmin Locked

  14742 views
  1 reply
  Latest over 16 years ago
  by sedehigmail
• Discussion

  got an error while compiling VMM Locked

  14397 views
  1 reply
  Latest over 16 years ago
  by sedehigmail
• Discussion

  Systemverilog issues are not covered by Cadence. Locked

  15669 views
  2 replies
  Latest over 16 years ago
  by sedehigmail
• Discussion

  Converting Protel designs into Allegro 16.01 Locked

  13299 views
  2 replies
  Latest over 16 years ago
  by luvishis
• Discussion

  How to change library name & cell name by SKILL Locked

  7947 views
  2 replies
  Latest over 16 years ago
  by skillUser
• Discussion

  waveform of the VCO extraction model Locked

  13542 views
  0 replies
  Started over 16 years ago
  by 4321
• Discussion

  Transformations with Modules Locked

  13703 views
  4 replies
  Latest over 16 years ago
  by Trivedi
• Discussion

  multi drill pads and plane void anomoly Locked

  14320 views
  5 replies
  Latest over 16 years ago
  by padmaster
• Discussion

  DEHDL - new windows mode problem Locked

  3008 views
  6 replies
  Latest over 16 years ago
  by EvanShultz