• Discussion

  how to reduce power dissipation in deep submicron.... Locked

  15265 views
  6 replies
  Latest over 18 years ago
  by archive
• Discussion

  test ports, test circiuts in conformal compare Locked

  13694 views
  1 reply
  Latest over 18 years ago
  by archive
• Discussion

  How can load the bmp file to PCB? Locked

  13762 views
  2 replies
  Latest over 18 years ago
  by archive
• Discussion

  about endcap and decap cells Locked

  13793 views
  0 replies
  Started over 18 years ago
  by archive
• Discussion

  Best FTp for with greater speed for data download Locked

  12971 views
  0 replies
  Started over 18 years ago
  by archive
• Discussion

  what is dynamic verification? Locked

  15401 views
  2 replies
  Latest over 18 years ago
  by archive
• Discussion

  Schematic Checking Locked

  13661 views
  3 replies
  Latest over 18 years ago
  by archive
• Discussion

  Problem with colors in Allegro Locked

  15396 views
  2 replies
  Latest over 18 years ago
  by archive
• Discussion

  find net in constraint manager and it will show this net in mcm file

  14033 views
  2 replies
  Latest over 18 years ago
  by archive
• Discussion

  Allegro PCB Performance Option (Allegro PCB Design L series only) on Windows Vista Home Basic Version. Locked

  13293 views
  0 replies
  Started over 18 years ago
  by archive
• Discussion

  what is the function of " Route_Clearance"? Locked

  5324 views
  2 replies
  Latest over 18 years ago
  by archive
• Discussion

  error in eVC with VHDL DUT testing Locked

  13969 views
  2 replies
  Latest over 18 years ago
  by archive
• Discussion

  NC Naming - automation Locked

  775 views
  1 reply
  Latest over 18 years ago
  by archive
• Discussion

  Allegro to PADS conversion Locked

  17057 views
  3 replies
  Latest over 18 years ago
  by archive
• Discussion

  how to unroute track? Locked

  17756 views
  2 replies
  Latest over 18 years ago
  by archive