• Discussion

  for/generate Locked

  2604 views
  4 replies
  Latest over 18 years ago
  by archive
• Discussion

  connecting I/O pins together without inserting buffer Locked

  2575 views
  4 replies
  Latest over 18 years ago
  by archive
• Discussion

  Flash Shapes Locked

  13493 views
  1 reply
  Latest over 18 years ago
  by archive
• Discussion

  SDC file-HOLD and Setup Time Locked

  24059 views
  14 replies
  Latest over 18 years ago
  by archive
• Discussion

  waveform dump Locked

  28604 views
  4 replies
  Latest over 18 years ago
  by archive
• Discussion

  adding hardware to schematic or layout Locked

  14853 views
  5 replies
  Latest over 18 years ago
  by archive
• Discussion

  How to correlate RC/PLE results with FE/CTE? Locked

  1083 views
  2 replies
  Latest over 18 years ago
  by archive
• Discussion

  Multiple Hierarchical symbols. Concept HDL 15.7 Locked

  12737 views
  0 replies
  Started over 18 years ago
  by archive
• Discussion

  add new layer Locked

  13549 views
  1 reply
  Latest over 18 years ago
  by archive
• Discussion

  PLE adjusting in Rtl compiler Locked

  19332 views
  13 replies
  Latest over 18 years ago
  by archive
• Discussion

  How to specify the distance between 2 macros (top,left,bottom,right) in the multiple row in FP Locked

  1214 views
  4 replies
  Latest over 18 years ago
  by archive
• Discussion

  Multi corner workaround with RC? Locked

  16431 views
  5 replies
  Latest over 18 years ago
  by archive
• Discussion

  "Adjacent Layer Parallelism " Locked

  5677 views
  2 replies
  Latest over 18 years ago
  by archive
• Discussion

  Tip of the week : Always-on Buffers Locked

  18116 views
  0 replies
  Started over 18 years ago
  by archive
• Discussion

  What is svpp in IUS? Locked

  13742 views
  1 reply
  Latest over 18 years ago
  by archive