• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    How to split device fingers in Virtuoso MODGEN Locked

    10328 views
    1 reply
    Latest over 3 years ago
    by Nader Fathy
  • Discussion

    How to read in a text file separated by delays in Verilog A. They delays are relative and to be read from the text file? Locked

    8572 views
    0 replies
    Started over 3 years ago
    by Nisharg shah
  • Not Answered

    User Preferences / UI / Color Hide Color Palette 0

    9364 views
    2 replies
    Latest over 3 years ago
    by asdjfksdfjs
  • Not Answered

    17.4 to 17.2 downrev fails because of "mirrored_layers" 0

    3503 views
    1 reply
    Latest over 3 years ago
    by Rajesh3809
  • Discussion

    Difference between AVG and AVGX functions in PSpice Probe Window

    10404 views
    0 replies
    Started over 3 years ago
    by DesignTech
  • Not Answered

    Multiple Diff pair auto routing and online phase check 0

    8990 views
    1 reply
    Latest over 3 years ago
    by mahimag
  • Not Answered

    Skill function to get estimated xtalk setting 0

    3771 views
    0 replies
    Started over 3 years ago
    by HJerry
  • Discussion

    SKILL command to return Etch length between two pins of a net and return values to csv file

    4780 views
    1 reply
    Latest over 3 years ago
    by mahimag
  • Discussion

    Executing sequential commands in Virtuoso Locked

    10004 views
    2 replies
    Latest over 3 years ago
    by DanRitt
  • Discussion

    View file control and button colour Locked

    10923 views
    8 replies
    Latest over 3 years ago
    by AurelBuche
  • Discussion

    Simple example/template for a (matrix based, if possible) schematic pcell Locked

    2668 views
    3 replies
    Latest over 3 years ago
    by SteveVrk
  • Discussion

    Accessing analog voltages in hierarchy from Verilog AMS Locked

    11241 views
    4 replies
    Latest over 3 years ago
    by amacSS
  • Discussion

    Allegro – Tip of the Week: Looking for an option to cut clines at some areas of the route path?

    9381 views
    0 replies
    Started over 3 years ago
    by PCBTech
  • Not Answered

    error SPMHDB-207 0

    9111 views
    1 reply
    Latest over 3 years ago
    by Tyler
  • Discussion

    use of calcVal() to access expressions from other tests Locked

    21001 views
    4 replies
    Latest over 3 years ago
    by AncisMichele
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information