• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    Skill equivalent of "Open design in tab" in Assembler Locked

    2319 views
    5 replies
    Latest over 3 years ago
    by alexstepanov75
  • Discussion

    How to assign two dimensional bus notation in schematics Locked

    14177 views
    2 replies
    Latest over 3 years ago
    by delgsy
  • Discussion

    How to pause a Monte-Carlo simulation run and release license Locked

    15287 views
    13 replies
    Latest over 3 years ago
    by Svilen64
  • Not Answered

    ORCA- ERROR 1655 0

    1804 views
    0 replies
    Started over 3 years ago
    by soulmate58
  • Discussion

    corner column not appearing in ViVa Locked

    12240 views
    7 replies
    Latest over 3 years ago
    by bnevins
  • Discussion

    Is it possible to make the log window line wrap its text? Locked

    9563 views
    3 replies
    Latest over 3 years ago
    by Andrew Beckett
  • Discussion

    How to work with two different GLS netlist which contain same name sub cells in a chiptop AMS simulation? Locked

    8865 views
    0 replies
    Started over 3 years ago
    by bikram1994
  • Not Answered

    Restore/undelete Refdes in OrCAD PCB? 0

    3563 views
    2 replies
    Latest over 3 years ago
    by steve
  • Discussion

    All Layer Visible Locked

    10456 views
    2 replies
    Latest over 3 years ago
    by StanleyChiu
  • Not Answered

    Allegro 17.2 and 17.2 Drill chart of drill rectangular slot columns unfilled 0

    8479 views
    0 replies
    Started over 3 years ago
    by smah
  • Discussion

    How to simulate portion of the circuit with pre layout models & remaining circuit with post layout models? Locked

    3189 views
    4 replies
    Latest over 3 years ago
    by VenkateshTati
  • Discussion

    [Verilog-A/AMS] Using a for loop to instantiate module Locked

    11489 views
    4 replies
    Latest over 3 years ago
    by delgsy
  • Discussion

    [SOLVED] [Verilog-A/AMS] Instantiating verilog-ams with analog input and digital output Locked

    4826 views
    1 reply
    Latest over 3 years ago
    by Andrew Beckett
  • Discussion

    error happen when using Debugging UVM with simvision Locked

    12497 views
    2 replies
    Latest over 3 years ago
    by galenxiao
  • Discussion

    Can I pass value between runs in Transient Noise simulation? Locked

    11391 views
    6 replies
    Latest over 3 years ago
    by FormerMember
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information