• Answered

  converting dra file to padstack +2

  11219 views
  3 replies
  Latest over 3 years ago
  by JuanCR
• Discussion

  Boolean operations in Virtuoso Layout Editor Locked

  13902 views
  2 replies
  Latest over 3 years ago
  by shlomo34
• Suggested Answer

  thieving pads 0

  14635 views
  9 replies
  Latest over 3 years ago
  by myil17
• Discussion

  Allegro – Tip of the Week: Struggling to know if a symbol is FIXED or not?

  9692 views
  0 replies
  Started over 3 years ago
  by PCBTech
• Discussion

  Problem to install the license manager with the FlexID

  22539 views
  3 replies
  Latest over 3 years ago
  by Gabob1457
• Discussion

  making a BindKey for mark/unmark net Locked

  1562 views
  1 reply
  Latest over 3 years ago
  by Nplusdesign
• Discussion

  Checking for LUP and HVESD on cell-level DRC run Locked

  15618 views
  3 replies
  Latest over 3 years ago
  by Andrew Beckett
• Discussion

  Why to use Allegro System Capture – Unified Search

  8102 views
  0 replies
  Started over 3 years ago
  by DesignTech
• Discussion

  Thermal and Stress Analysis of 3D-ICs with Celsius Thermal Solver

  12245 views
  0 replies
  Started over 3 years ago
  by SimTech
• Discussion

  OrCAD - Tip of the Week: Find a signal in entire design

  2988 views
  0 replies
  Started over 3 years ago
  by DesignTech
• Discussion

  multicore AMSD run Locked

  9151 views
  0 replies
  Started over 3 years ago
  by sv srini
• Suggested Answer

  Measuring clearance in Allegro 0

  11228 views
  2 replies
  Latest over 3 years ago
  by jgregoire
• Discussion

  Problem with terminals definition in a spice component Locked

  11686 views
  4 replies
  Latest over 3 years ago
  by nasetrop
• Discussion

  3D Canvas - It is not just a Viewer!!!!

  2768 views
  0 replies
  Started over 3 years ago
  by PCBTech
• Discussion

  Pick a specific voltage value from a wave and save it [OCEAN] Locked

  10184 views
  1 reply
  Latest over 3 years ago
  by Andrew Beckett